{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:15:43Z","timestamp":1784906143218,"version":"3.55.0"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T00:00:00Z","timestamp":1673049600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T00:00:00Z","timestamp":1673049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"DST Fist Fund","award":["SR\/FST\/ET-I\/2018\/221(C)"],"award-info":[{"award-number":["SR\/FST\/ET-I\/2018\/221(C)"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s00034-022-02287-x","type":"journal-article","created":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T08:04:41Z","timestamp":1673078681000},"page":"3649-3667","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Design of Low-Power 10-Transistor Full Adder Using GDI Technique for Energy-Efficient Arithmetic Applications"],"prefix":"10.1007","volume":"42","author":[{"given":"T.","family":"Nirmalraj","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S. K.","family":"Pandiyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rakesh Kumar","family":"Karan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Sivaraman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1574-3045","authenticated-orcid":false,"given":"Rengarajan","family":"Amirtharajan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,1,7]]},"reference":[{"key":"2287_CR1","doi-asserted-by":"crossref","unstructured":"M. Aguirre, M. Linares, in An alternative logic approach to implement high-speed low-power full adder cells. 2005 18th Symposium on Integrated Circuits and Systems Design, 166\u2013171 2005","DOI":"10.1109\/SBCCI.2005.4286851"},{"issue":"4","key":"2287_CR2","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/TVLSI.2009.2038166","volume":"19","author":"M Aguirre-Hernandez","year":"2011","unstructured":"M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. Syst. 19(4), 718\u2013721 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"2","key":"2287_CR3","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1080\/21681724.2016.1138507","volume":"5","author":"I Alamand","year":"2017","unstructured":"I. Alamand, K.T. Lau, Approximate adder for low-power computations. Int. J. Electron. Lett. 5(2), 158\u2013165 (2017)","journal-title":"Int. J. Electron. Lett."},{"key":"2287_CR4","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1016\/j.mejo.2018.01.018","volume":"74","author":"M Amini-Valashani","year":"2018","unstructured":"M. Amini-Valashani, M. Ayat, S. Mirzakuchaki, Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder. Microelectronics J. 74, 49\u201359 (2018)","journal-title":"Microelectronics J."},{"key":"2287_CR5","doi-asserted-by":"publisher","DOI":"10.1016\/j.matpr.2021.02.185","author":"GD Basava Raj","year":"2021","unstructured":"G.D. Basava Raj, M. Kusuma, G. Vijay Goud, G. Srinivasa Rao, Implementation of low power one-bit full adder with cadence tool. Mater. Today Proc. (2021). https:\/\/doi.org\/10.1016\/j.matpr.2021.02.185","journal-title":"Mater. Today Proc."},{"issue":"10","key":"2287_CR6","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TVLSI.2014.2357057","volume":"23","author":"P Bhattacharyya","year":"2015","unstructured":"P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 2001\u20132008 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2287_CR7","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/978-1-4615-2307-9_7","volume-title":"Low power design methodologies","author":"TK Callaway","year":"1996","unstructured":"T.K. Callaway, E.E. Swartzlander, Lowpower arithmetic components, in Low power design methodologies. ed. by J.M. Rabaey, M. Pedram (Springer, 1996), pp.161\u2013200"},{"issue":"6","key":"2287_CR8","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TVLSI.2005.848806","volume":"13","author":"CH Chang","year":"2005","unstructured":"C.H. Chang, J. Gu, M. Zhang, A review of 0.18-\u03bcm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. Syst. 13(6), 686\u2013694 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2287_CR9","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1007\/978-94-007-2987-2_7","volume-title":"Guide to FPGA implementation of arithmetic functions","author":"J-P Deschamps","year":"2012","unstructured":"J.-P. Deschamps, G.D. Sutter, E. Cant, Adders, in Guide to FPGA implementation of arithmetic functions. (Springer, Netherlands, Dordrecht, 2012), pp.153\u2013182"},{"key":"2287_CR10","doi-asserted-by":"publisher","first-page":"100529","DOI":"10.1016\/j.suscom.2021.100529","volume":"30","author":"SE Fatemieh","year":"2021","unstructured":"S.E. Fatemieh, S.S. Farahani, M.R. Reshadinezhad, LAHAF: low-power, area-efficient, and high-performance approximate full adder based on static CMOS. Sustain. Comput. Informatics Syst. 30, 100529 (2021)","journal-title":"Sustain. Comput. Informatics Syst."},{"issue":"12","key":"2287_CR11","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy-efficient fulladders for deep-sub micrometer design using hybrid-CMOS logic style. IEEE Trans. Very Large Scale Integr. Syst. 14(12), 1309\u20131321 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"1","key":"2287_CR12","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2013)","journal-title":"IEEE Trans. Comput. Des. Integr. Circuits Syst."},{"key":"2287_CR13","doi-asserted-by":"publisher","first-page":"107200","DOI":"10.1016\/j.compeleceng.2021.107200","volume":"93","author":"M Hasan","year":"2021","unstructured":"M. Hasan, M.S. Hussain, M. Hossain, M. Hasan, H.U. Zaman, S. Islam, A high-speed and scalable XOR-XNOR-based hybrid full adder design. Comput. Electr. Eng. 93, 107200 (2021)","journal-title":"Comput. Electr. Eng."},{"issue":"6","key":"2287_CR14","doi-asserted-by":"publisher","first-page":"1413","DOI":"10.1109\/TVLSI.2020.2983850","volume":"28","author":"J Kandpal","year":"2020","unstructured":"J. Kandpal, A. Tomar, M. Agarwal, K.K. Sharma, High-speed hybrid-logic fulladder using high-performance 10-T XOR\u2013XNOR cell. IEEE Trans. Very Large Scale Integr. Syst. 28(6), 1413\u20131422 (2020)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2287_CR15","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1007\/978-81-322-2728-1_15","volume":"372","author":"P Kishore","year":"2016","unstructured":"P. Kishore, P.V. Sridevi, K. Babulu, Low power and optimized ripple carryadder and carry select adder using MOD-GDI technique. Microelectron Electromagn Telecommun 372, 159\u2013171 (2016)","journal-title":"Microelectron Electromagn Telecommun"},{"key":"2287_CR16","doi-asserted-by":"publisher","first-page":"1882","DOI":"10.1016\/j.matpr.2020.03.613","volume":"24","author":"SS Kumar","year":"2020","unstructured":"S.S. Kumar, S. Rakesh, A novel high-speed low power 9T full adder. Mater. Today Proc. 24, 1882\u20131889 (2020)","journal-title":"Mater. Today Proc."},{"issue":"5","key":"2287_CR17","doi-asserted-by":"publisher","first-page":"1050","DOI":"10.1109\/TCSI.2007.895509","volume":"54","author":"JF Lin","year":"2007","unstructured":"J.F. Lin, Y.T. Hwang, M.H. Sheu, C.C. Ho, A novel high-speed and energy efficient 10-transistor full adder design. IEEE Trans. Circuits Syst. I Regul. Pap. 54(5), 1050\u20131059 (2007)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2287_CR18","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2022.2043785","author":"A Misra","year":"2022","unstructured":"A. Misra, S. Birla, N. Singh, S.K. Dargar, High-performance 10-transistor adder cell for low-power applications. IETE J. Res. (2022). https:\/\/doi.org\/10.1080\/03772063.2022.2043785","journal-title":"IETE J. Res."},{"key":"2287_CR19","doi-asserted-by":"publisher","first-page":"119","DOI":"10.4304\/jcp.4.2.119-126","volume":"4","author":"MH Moaiyeri","year":"2009","unstructured":"M.H. Moaiyeri, R.F. Mirzaee, K. Navi, Two new low-power and high-performance full adders. J. Comput. 4, 119\u2013126 (2009)","journal-title":"J. Comput."},{"key":"2287_CR20","doi-asserted-by":"crossref","unstructured":"K. Murugan, R. Nithya, K. Prasanth, S. Fowjiya, R.U. Mageswari, E.M. Ali, in Analysis of full adder cells in numerous logic styles. 2022 International Conference on Electronics and Renewable Systems (ICEARS). IEEE, 90\u201396 March 2022","DOI":"10.1109\/ICEARS53579.2022.9751808"},{"issue":"8","key":"2287_CR21","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/TVLSI.2018.2820999","volume":"26","author":"H Naseri","year":"2018","unstructured":"H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XORand XNOR gates. IEEE Trans. Very Large Scale Integr. Syst. 26(8), 1481\u20131493 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"1","key":"2287_CR22","doi-asserted-by":"publisher","first-page":"1750014","DOI":"10.1142\/S0218126617500141","volume":"26","author":"MC Parameshwara","year":"2017","unstructured":"M.C. Parameshwara, H.C. Srinivasaiah, Low-power hybrid 1-bit full-addercircuit for energy efficient arithmetic applications. J. Circuits Syst. Comput. 26(1), 1750014 (2017)","journal-title":"J. Circuits Syst. Comput."},{"issue":"13","key":"2287_CR23","doi-asserted-by":"publisher","first-page":"2150235","DOI":"10.1142\/S0218126621502352","volume":"30","author":"MC Parameshwara","year":"2021","unstructured":"M.C. Parameshwara, Approximate full adders for energy-efficient image processing applications. J. Circuits Syst. Comput. 30(13), 2150235 (2021)","journal-title":"J. Circuits Syst. Comput."},{"key":"2287_CR24","doi-asserted-by":"publisher","first-page":"104963","DOI":"10.1016\/j.mejo.2020.104963","volume":"108","author":"J Ponnian","year":"2021","unstructured":"J. Ponnian, S. Pari, U. Ramadass, O.C. Pun, A new systematic GDI circuitsynthesis using MUX based decomposition algorithm and binary decision diagram for low power ASIC circuit design. Microelectron. J. 108, 104963 (2021)","journal-title":"Microelectron. J."},{"key":"2287_CR25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19542-6_14","author":"HG Rangaraju","year":"2011","unstructured":"H.G. Rangaraju, U. Venugopal, K.N. Muralidhara, K.B. Raja, Design of efficient reversible parallel binary adder\/subtractor. Comput. Netw. Inf. Technol. (2011). https:\/\/doi.org\/10.1007\/978-3-642-19542-6_14","journal-title":"Comput. Netw. Inf. Technol."},{"issue":"12","key":"2287_CR26","doi-asserted-by":"publisher","first-page":"6247","DOI":"10.1007\/s00034-020-01459-x","volume":"39","author":"A Sadeghi","year":"2020","unstructured":"A. Sadeghi, N. Shiri, M. Rafiee, High-efficient, ultra-low-power and high-speed 4:2 compressor with a new full adder cell for bioelectronics applications. Circuits Syst. Signal Process. 39(12), 6247\u20136275 (2020)","journal-title":"Circuits Syst. Signal Process."},{"key":"2287_CR27","doi-asserted-by":"crossref","unstructured":"C. Senthilpari, M.I.T. Nirmal Raj, P. Velraj Kumar, J. Sheela Francisca, in Designa low voltage & Low power multiplier-free pipelined DCT architecture using hybrid full adder. 2018 IEEE 5th Int. Conf. Eng. Technol. Appl. Sci. ICETAS 2018, Nov 2019","DOI":"10.1109\/ICETAS.2018.8629129"},{"issue":"1","key":"2287_CR28","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/92.988727","volume":"10","author":"AM Shams","year":"2002","unstructured":"A.M. Shams, T.K. Darwish, M.A. Bayoumi, Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. Syst. 10(1), 20\u201329 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2287_CR29","volume-title":"Microwind & DSCH Version 2 - User\u2019s Manual by National Institute of Applied Sciences","author":"E Sicard","year":"2002","unstructured":"E. Sicard, Microwind & DSCH Version 2 - User\u2019s Manual by National Institute of Applied Sciences (Toulouse, France, 2002)"},{"key":"2287_CR30","doi-asserted-by":"publisher","DOI":"10.1016\/j.matpr.2021.06.176","author":"SP Spoorthi","year":"2021","unstructured":"S.P. Spoorthi, Implementation and comparative analysis of full-adders using 180 nm,90nm, and 45nm technology in cadence. Mater. Today Proc. (2021). https:\/\/doi.org\/10.1016\/j.matpr.2021.06.176","journal-title":"Mater. Today Proc."},{"key":"2287_CR31","doi-asserted-by":"crossref","unstructured":"Z. Yang, J. Han, F. Lombardi, in Transmission gate-based approximate adders for inexact computing. Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415), 145\u2013150 2015","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"2287_CR32","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/978-981-13-3765-9_33","volume":"65","author":"YD Ykuntam","year":"2019","unstructured":"Y.D. Ykuntam, M. Rajan Babu, A novel architecture of high-speed and area-efficient wallace tree multiplier using square root carry select adder with mirroradder. Innov. Electron. Commun. Eng. 65, 319\u2013326 (2019)","journal-title":"Innov. Electron. Commun. Eng."},{"key":"2287_CR33","doi-asserted-by":"crossref","unstructured":"M.J. Zavarei, M.R. Baghbanmanesh, E. Kargaran, H. Nabovati, A. Golmakani, in Design of new full adder cell using hybrid-CMOS logic style. 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, 451\u2013454 2011","DOI":"10.1109\/ICECS.2011.6122310"},{"issue":"5","key":"2287_CR34","doi-asserted-by":"publisher","first-page":"840","DOI":"10.1109\/4.133177","volume":"27","author":"N Zhuang","year":"1992","unstructured":"N. Zhuang, H. Wu, A new design of the CMOS full adder. IEEE J. Solid StateCircuits 27(5), 840\u2013844 (1992)","journal-title":"IEEE J. Solid StateCircuits"},{"key":"2287_CR35","unstructured":"M. Zhang, J. Gu, C.-H. Chang, in A novel hybrid pass logic with static CMOS output drive full-adder cell. Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS \u201903., vol. 5 (2003), pp. V\u2013V"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02287-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02287-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02287-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T12:40:13Z","timestamp":1684154413000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02287-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,7]]},"references-count":35,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["2287"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02287-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,7]]},"assertion":[{"value":"30 May 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 December 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 December 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 January 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}