{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T13:05:05Z","timestamp":1759496705624,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T00:00:00Z","timestamp":1674518400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T00:00:00Z","timestamp":1674518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s00034-023-02291-9","type":"journal-article","created":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T16:46:07Z","timestamp":1674578767000},"page":"3744-3769","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A Low-Power Improved-Accuracy Approximate Error-Report-Propagate Adder for DSP Applications"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0111-5590","authenticated-orcid":false,"given":"Farshid","family":"Ahmadi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2480-5255","authenticated-orcid":false,"given":"Mohammad R.","family":"Semati","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6525-2562","authenticated-orcid":false,"given":"Hassan","family":"Daryanavard","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,1,24]]},"reference":[{"issue":"7","key":"2291_CR1","doi-asserted-by":"publisher","first-page":"7745","DOI":"10.1007\/s12652-020-02499-6","volume":"12","author":"M-A Asadi","year":"2021","unstructured":"M.-A. Asadi, M. Mosleh, M. Haghparast, A novel reversible ternary coded decimal adder\/subtractor. J. Ambient. Intell. Humaniz. Comput. 12(7), 7745\u20137763 (2021). https:\/\/doi.org\/10.1007\/s12652-020-02499-6","journal-title":"J. Ambient. Intell. Humaniz. Comput."},{"key":"2291_CR2","doi-asserted-by":"publisher","unstructured":"N. Banerjee, G. Karakonstantis, K. Roy, Process variation tolerant low power DCT architecture, in 2007 Design, Automation & Test in Europe Conference & Exhibition, (IEEE, 2007), pp. 1\u20136. https:\/\/doi.org\/10.1109\/DATE.2007.364664","DOI":"10.1109\/DATE.2007.364664"},{"key":"2291_CR3","doi-asserted-by":"crossref","unstructured":"V. Bhaskaran, K. Konstantinides, Image and Video Compression Standards: Algorithms and Architectures (1997)","DOI":"10.1007\/978-1-4615-6199-6"},{"key":"2291_CR4","doi-asserted-by":"publisher","unstructured":"D. Celia, V. Vasudevan, N. Chandrachoodan, Optimizing power-accuracy trade-off in approximate adders, in 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), (IEEE, 2018), pp. 1488\u20131491. https:\/\/doi.org\/10.23919\/DATE.2018.8342248","DOI":"10.23919\/DATE.2018.8342248"},{"issue":"1","key":"2291_CR5","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1109\/TCSI.2014.2348072","volume":"62","author":"J Chen","year":"2014","unstructured":"J. Chen, C.-H. Chang, F. Feng, W. Ding, J. Ding, Novel design algorithm for low complexity programmable FIR filters based on extended double base number system. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 224\u2013233 (2014). https:\/\/doi.org\/10.1109\/TCSI.2014.2348072","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2291_CR6","unstructured":"K. Eshraghian, N.H. Weste, Principles of CMOS VLSI design, Addiso-Wesley Pub. Company, (1993)"},{"key":"2291_CR7","doi-asserted-by":"publisher","unstructured":"B. Garg, Y. Bisht, A novel high performance reverse carry propagate adder for energy efficient multimedia applications, in 2019 IEEE International Symposium on Smart Electronic Systems (iSES)(Formerly iNiS), (IEEE, 2019) pp. 296\u2013299. https:\/\/doi.org\/10.1109\/iSES47678.2019.00073","DOI":"10.1109\/iSES47678.2019.00073"},{"issue":"12","key":"2291_CR8","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style, IEEE Trans. Very Large Scale Integr. Syst. 14(12), 1309\u20131321 (2006). https:\/\/doi.org\/10.1109\/TVLSI.2006.887807","journal-title":"Very Large Scale Integr. Syst."},{"issue":"1","key":"2291_CR9","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2012","unstructured":"V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2012). https:\/\/doi.org\/10.1109\/TCAD.2012.2217962","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"2291_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3094124","volume":"13","author":"H Jiang","year":"2017","unstructured":"H. Jiang, C. Liu, L. Liu, F. Lombardi, J. Han, A review, classification, and comparative evaluation of approximate arithmetic circuits. ACM J. Emerg. Technol. Comput. Syst. 13(4), 1\u201334 (2017). https:\/\/doi.org\/10.1145\/3094124","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"key":"2291_CR11","doi-asserted-by":"publisher","first-page":"103237","DOI":"10.1016\/j.micpro.2020.103237","volume":"78","author":"R Jothin","year":"2020","unstructured":"R. Jothin, M.P. Mohamed, C. Vasanthanayaki, High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications. Microprocess. Microsyst. 78, 103237 (2020). https:\/\/doi.org\/10.1016\/j.micpro.2020.103237","journal-title":"Microprocess. Microsyst."},{"key":"2291_CR12","doi-asserted-by":"publisher","unstructured":"A.B. Kahng, S. Kang, Accuracy-configurable adder for approximate arithmetic designs, in Proceedings of the 49th Annual Design Automation Conference, 2012, pp. 820\u2013825. https:\/\/doi.org\/10.1145\/2228360.2228509","DOI":"10.1145\/2228360.2228509"},{"issue":"11","key":"2291_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11128-021-03292-w","volume":"20","author":"D Kheirandish","year":"2021","unstructured":"D. Kheirandish, M. Haghparast, M. Reshadi, M. Hosseinzadeh, Efficient techniques for fault detection and location of multiple controlled Toffoli-based reversible circuit. Quantum Inf. Process. 20(11), 1\u201331 (2021). https:\/\/doi.org\/10.1007\/s11128-021-03292-w","journal-title":"Quantum Inf. Process."},{"issue":"5","key":"2291_CR14","doi-asserted-by":"publisher","first-page":"567","DOI":"10.1109\/TCSII.2018.2823780","volume":"65","author":"M Kumm","year":"2018","unstructured":"M. Kumm, Optimal constant multiplication using integer linear programming. IEEE Trans. Circuits Syst. II Express Briefs 65(5), 567\u2013571 (2018). https:\/\/doi.org\/10.1109\/TCSII.2018.2823780","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"9","key":"2291_CR15","doi-asserted-by":"publisher","first-page":"1760","DOI":"10.1109\/TC.2012.146","volume":"62","author":"J Liang","year":"2012","unstructured":"J. Liang, J. Han, F. Lombardi, New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62(9), 1760\u20131771 (2012). https:\/\/doi.org\/10.1109\/TC.2012.146","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"2291_CR16","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MCAS.2014.2385553","volume":"15","author":"A Madanayake","year":"2015","unstructured":"A. Madanayake et al., Low-power VLSI architectures for DCT\\\/DWT: precision vs approximation for HD video, biomedical, and smart antenna applications. IEEE Circuits Syst. Mag. 15(1), 25\u201347 (2015). https:\/\/doi.org\/10.1109\/MCAS.2014.2385553","journal-title":"IEEE Circuits Syst. Mag."},{"issue":"4","key":"2291_CR17","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","volume":"57","author":"HR Mahdiani","year":"2009","unstructured":"H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. I Regul. Pap. 57(4), 850\u2013862 (2009). https:\/\/doi.org\/10.1109\/TCSI.2009.2027626","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2291_CR18","volume-title":"Discrete-time signal processing","author":"AV Oppenheim","year":"2001","unstructured":"A.V. Oppenheim, J.R. Buck, R.W. Schafer, Discrete-time signal processing, vol. 2 (Prentice Hall, Upper Saddle River, NJ, 2001)"},{"issue":"2","key":"2291_CR19","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1109\/TCSI.2013.2278331","volume":"61","author":"Y Pan","year":"2013","unstructured":"Y. Pan, P.K. Meher, Bit-level optimization of adder-trees for multiple constant multiplications for efficient FIR filter implementation. IEEE Trans. Circuits Syst. I Regul. Pap. 61(2), 455\u2013462 (2013). https:\/\/doi.org\/10.1109\/TCSI.2013.2278331","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"11","key":"2291_CR20","doi-asserted-by":"publisher","first-page":"2530","DOI":"10.1109\/TVLSI.2018.2859939","volume":"26","author":"M Pashaeifar","year":"2018","unstructured":"M. Pashaeifar, M. Kamal, A. Afzali-Kusha, M. Pedram, Approximate reverse carry propagate adder for energy-efficient DSP applications. IEEE Trans. Very Large Scale Integr. Syst. 26(11), 2530\u20132541 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2859939","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"4","key":"2291_CR21","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/TVLSI.2020.2967149","volume":"28","author":"AS Roy","year":"2020","unstructured":"A.S. Roy, R. Biswas, A.S. Dhar, On fast and exact computation of error metrics in approximate LSB adders. IEEE Trans. Very Large Scale Integr. Syst. 28(4), 876\u2013889 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2020.2967149","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2291_CR22","doi-asserted-by":"publisher","unstructured":"M. Shafique, W. Ahmad, R. Hafiz, J. Henkel, A low latency generic accuracy configurable adder, in 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), (IEEE, 2015), pp. 1\u20136. https:\/\/doi.org\/10.1145\/2744769.2744778","DOI":"10.1145\/2744769.2744778"},{"issue":"6","key":"2291_CR23","doi-asserted-by":"publisher","first-page":"2137","DOI":"10.1109\/TCSI.2019.2892588","volume":"66","author":"LB Soares","year":"2019","unstructured":"L.B. Soares, M.M.A. da Rosa, C.M. Diniz, E.A.C. da Costa, S. Bampi, Design methodology to explore hybrid approximate adders for energy-efficient image and video processing accelerators. IEEE Trans. Circuits Syst. I Regul. Pap. 66(6), 2137\u20132150 (2019). https:\/\/doi.org\/10.1109\/TCSI.2019.2892588","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2291_CR24","volume-title":"CMOS VLSI design: A circuits and systems perspective","author":"NH Weste","year":"2015","unstructured":"N.H. Weste, D. Harris, CMOS VLSI design: A circuits and systems perspective (Pearson Education, India, 2015)"},{"issue":"6","key":"2291_CR25","doi-asserted-by":"publisher","first-page":"1112","DOI":"10.1109\/TVLSI.2018.2803081","volume":"26","author":"W Xu","year":"2018","unstructured":"W. Xu, S.S. Sapatnekar, J. Hu, A simple yet efficient accuracy-configurable adder design. IEEE Trans. Very Large Scale Integr. Syst. 26(6), 1112\u20131125 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2803081","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2291_CR26","doi-asserted-by":"publisher","unstructured":"Z. Yang, J. Han, F. Lombardi, Transmission gate-based approximate adders for inexact computing, in Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH 15), (IEEE, 2015), pp. 145\u2013150. https:\/\/doi.org\/10.1109\/NANOARCH.2015.7180603","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"2291_CR27","doi-asserted-by":"publisher","unstructured":"R. Ye, T. Wang, F. Yuan, R. Kumar, Q. Xu, On reconfiguration-oriented approximate adder design and its application, in 2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), (IEEE, 2013), pp. 48\u201354. https:\/\/doi.org\/10.1109\/ICCAD.2013.6691096","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"2291_CR28","doi-asserted-by":"publisher","unstructured":"N. Zhu, W.L. Goh, G. Wang, K.S. Yeo, Enhanced low-power high-speed adder for error-tolerant application, in 2010 International SoC Design Conference, (IEEE, 2010), pp. 323\u2013327. https:\/\/doi.org\/10.1109\/SOCDC.2010.5682905","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"2291_CR29","unstructured":"N. Zhu, W.L. Goh, K.S. Yeo, An enhanced low-power high-speed Adder For Error-Tolerant application, in Proceedings of the 2009 12th International Symposium on Integrated Circuits, (2009), pp. 69\u201372"},{"issue":"8","key":"2291_CR30","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"N Zhu","year":"2009","unstructured":"N. Zhu, W.L. Goh, W. Zhang, K.S. Yeo, Z.H. Kong, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integr. Syst. 18(8), 1225\u20131229 (2009). https:\/\/doi.org\/10.1109\/TVLSI.2009.2020591","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2291_CR31","doi-asserted-by":"publisher","unstructured":"M. Zhang, J. Gu, C.-H. Chang, A novel hybrid pass logic with static CMOS output drive full-adder cell, in Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS'03., 2003, vol. 5: IEEE, pp. V-V. doi: https:\/\/doi.org\/10.1109\/ISCAS.2003.1206266","DOI":"10.1109\/ISCAS.2003.1206266"},{"key":"2291_CR32","unstructured":"\"Predictive Technology Model (PTM) website. [online] Available. https:\/\/ptm.asu.edu\/.\""}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02291-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02291-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02291-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T12:41:35Z","timestamp":1684154495000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02291-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,24]]},"references-count":32,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["2291"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02291-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2023,1,24]]},"assertion":[{"value":"2 August 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 January 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 January 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 January 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflicting interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}