{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:21Z","timestamp":1740135741860,"version":"3.37.3"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2023,3,11]],"date-time":"2023-03-11T00:00:00Z","timestamp":1678492800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,3,11]],"date-time":"2023-03-11T00:00:00Z","timestamp":1678492800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1007\/s00034-023-02318-1","type":"journal-article","created":{"date-parts":[[2023,3,11]],"date-time":"2023-03-11T05:04:45Z","timestamp":1678511085000},"page":"4637-4668","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Multiplier-less Perceptron Architecture for Realization of Multilayer Perceptron Inference Models"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1123-0058","authenticated-orcid":false,"given":"Raghuvendra Pratap","family":"Tripathi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manish","family":"Tiwari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Dhawan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumit Kumar","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun Kumar","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,3,11]]},"reference":[{"key":"2318_CR1","doi-asserted-by":"publisher","first-page":"158820","DOI":"10.1109\/ACCESS.2019.2945545","volume":"7","author":"OI Abiodun","year":"2019","unstructured":"O.I. Abiodun, A. Jantan, A.E. Omolara, K.V. Dada, A.M. Umar, O.U. Linus, H. Arshad, A.A. Kazaure, U. Gana, M.U. Kiru, Comprehensive review of artificial neural network applications to pattern recognition. IEEE Access 7, 158820\u2013158846 (2019)","journal-title":"IEEE Access"},{"issue":"8","key":"2318_CR2","first-page":"88","volume":"10","author":"HK Ali","year":"2010","unstructured":"H.K. Ali, E.Z. Mohammed, Design artificial neural network using FPGA. IJCSNS 10(8), 88 (2010)","journal-title":"IJCSNS"},{"issue":"7","key":"2318_CR3","doi-asserted-by":"publisher","first-page":"1327","DOI":"10.1109\/TCSI.2005.851731","volume":"52","author":"DJ Allred","year":"2005","unstructured":"D.J. Allred, H. Yoo, V. Krishnan, W. Huang, D.V. Anderson, LMS adaptive filters using distributed arithmetic for high throughput. IEEE Trans. Circuits Syst. I Regul. Papers 52(7), 1327\u20131337 (2005)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Papers"},{"issue":"1","key":"2318_CR4","doi-asserted-by":"publisher","first-page":"8","DOI":"10.3390\/electronics5010008","volume":"5","author":"M Bahoura","year":"2016","unstructured":"M. Bahoura, Fpga implementation of blue whale calls classifier using high-level programming tool. Electronics 5(1), 8 (2016)","journal-title":"Electronics"},{"issue":"7","key":"2318_CR5","first-page":"1811","volume":"13","author":"R Bala","year":"2017","unstructured":"R. Bala, D. Kumar, Classification using ann: A review. Int. J. Comput. Intell. Res 13(7), 1811\u20131820 (2017)","journal-title":"Int. J. Comput. Intell. Res"},{"issue":"5","key":"2318_CR6","doi-asserted-by":"publisher","first-page":"630","DOI":"10.3390\/electronics10050630","volume":"10","author":"P Balasubramanian","year":"2021","unstructured":"P. Balasubramanian, R. Nayar, D.L. Maskell, Approximate array multipliers. Electronics 10(5), 630 (2021)","journal-title":"Electronics"},{"issue":"1","key":"2318_CR7","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1007\/s00521-015-2034-5","volume":"28","author":"FD Baptista","year":"2017","unstructured":"F.D. Baptista, F. Morgado-Dias, Automatic general-purpose neural hardware generator. Neural Comput. Appl. 28(1), 25\u201336 (2017)","journal-title":"Neural Comput. Appl."},{"key":"2318_CR8","doi-asserted-by":"crossref","unstructured":"K. Basterretxea, J. Echanobe, I. del Campo, A wearable human activity recognition system on a chip. in Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, pp. 1\u20138. (IEEE, 2014)","DOI":"10.1109\/DASIP.2014.7115600"},{"key":"2318_CR9","doi-asserted-by":"crossref","unstructured":"H. Benmaghnia, M. Martel, Y. Seladji, Fixed-point code synthesis for neural networks. arXiv preprint arXiv:2202.02095 (2022)","DOI":"10.5121\/csit.2022.120202"},{"key":"2318_CR10","unstructured":"J. Cabestany, P. Ienne, J.M. Moreno, J. Madrenas, Is there a future for ANN hardware. in Workshop on Mixed Design of Integrated Circuits and Systems, (Poland, Lodz. Citeseer, 1996)"},{"issue":"12","key":"2318_CR11","doi-asserted-by":"publisher","first-page":"e0189369","DOI":"10.1371\/journal.pone.0189369","volume":"12","author":"W Castro","year":"2017","unstructured":"W. Castro, J. Oblitas, R. Santa-Cruz, H. Avila-George, Multilayer perceptron architecture optimization using parallel computing techniques. PloS One 12(12), e0189369 (2017)","journal-title":"PloS One"},{"key":"2318_CR12","doi-asserted-by":"crossref","unstructured":"S. Chakraborty, S. Chatterjee, A.S. Ashour, K. Mali, N. Dey, Intelligent computing in medical imaging: a study 143\u2013163 (2018)","DOI":"10.4018\/978-1-5225-4151-6.ch006"},{"key":"2318_CR13","doi-asserted-by":"crossref","unstructured":"C.H. Chang, H.Y. Kao, S.H. Huang, Hardware implementation for multiple activation functions. in 2019 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW), pp. 1\u20132. (IEEE, 2019)","DOI":"10.1109\/ICCE-TW46550.2019.8991981"},{"key":"2318_CR14","doi-asserted-by":"crossref","unstructured":"X. Chen, X. Hu, H. Zhou, N. Xu, Fxpnet: Training a deep convolutional neural network in fixed-point representation. in 2017 International Joint Conference on Neural Networks (IJCNN), pp. 2494\u20132501. (IEEE, 2017)","DOI":"10.1109\/IJCNN.2017.7966159"},{"issue":"5","key":"2318_CR15","doi-asserted-by":"publisher","first-page":"1845","DOI":"10.1109\/TIE.2009.2033097","volume":"57","author":"A Dinu","year":"2009","unstructured":"A. Dinu, M.N. Cirstea, S.E. Cirstea, Direct neural-network hardware-implementation algorithm. IEEE Trans. Ind. Electron. 57(5), 1845\u20131848 (2009)","journal-title":"IEEE Trans. Ind. Electron."},{"key":"2318_CR16","doi-asserted-by":"crossref","unstructured":"A. El-Shahat, Advanced applications for artificial neural networks (2018)","DOI":"10.5772\/intechopen.73530"},{"key":"2318_CR17","doi-asserted-by":"publisher","first-page":"26696","DOI":"10.1109\/ACCESS.2019.2900084","volume":"7","author":"NB Gaikwad","year":"2019","unstructured":"N.B. Gaikwad, V. Tiwari, A. Keskar, N. Shivaprakash, Efficient FPGA implementation of multilayer perceptron for real-time human activity classification. IEEE Access 7, 26696\u201326706 (2019)","journal-title":"IEEE Access"},{"issue":"1\u20132","key":"2318_CR18","first-page":"69","volume":"16","author":"M Ganesan","year":"2020","unstructured":"M. Ganesan, N. Sivakumar, M. Thirumaran, Internet of medical things with cloud-based e-health services for brain tumour detection model using deep convolution neural network. Electron. Gov. Int. J. 16(1\u20132), 69\u201383 (2020)","journal-title":"Electron. Gov. Int. J."},{"key":"2318_CR19","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1016\/j.neucom.2018.04.077","volume":"308","author":"Z Hajduk","year":"2018","unstructured":"Z. Hajduk, Reconfigurable FPGA implementation of neural networks. Neurocomputing 308, 227\u2013234 (2018)","journal-title":"Neurocomputing"},{"issue":"1","key":"2318_CR20","first-page":"63","volume":"9","author":"P Jawandhiya","year":"2018","unstructured":"P. Jawandhiya, Hardware design for machine learning. Int. J. Artif. Intell. Appl. 9(1), 63\u201384 (2018)","journal-title":"Int. J. Artif. Intell. Appl."},{"issue":"7","key":"2318_CR21","doi-asserted-by":"publisher","first-page":"2934","DOI":"10.1007\/s00034-017-0698-z","volume":"37","author":"P Kumar","year":"2018","unstructured":"P. Kumar, P.C. Shrivastava, M. Tiwari, A. Dhawan, ASIC implementation of area-efficient, high-throughput 2-d IIR filter using distributed arithmetic. Circuits Syst. Signal Process. 37(7), 2934\u20132957 (2018)","journal-title":"Circuits Syst. Signal Process."},{"issue":"2","key":"2318_CR22","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"I. Kuon, J. Rose, Measuring the gap between FPGAS and ASICS. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 26(2), 203\u2013215 (2007)","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst."},{"issue":"15","key":"2318_CR23","doi-asserted-by":"publisher","first-page":"1379","DOI":"10.1049\/el:19920877","volume":"28","author":"HK Kwan","year":"1992","unstructured":"H.K. Kwan, Simple sigmoid-like activation function suitable for digital hardware implementation. Electron. Lett. 28(15), 1379\u20131380 (1992)","journal-title":"Electron. Lett."},{"issue":"21","key":"2318_CR24","doi-asserted-by":"publisher","first-page":"16387","DOI":"10.1007\/s00521-018-3951-x","volume":"32","author":"A Ladjailia","year":"2020","unstructured":"A. Ladjailia, I. Bouchrika, H.F. Merouani, N. Harrati, Z. Mahfouf, Human activity recognition via optical flow: decomposing activities into basic actions. Neural Comput. Appl. 32(21), 16387\u201316400 (2020)","journal-title":"Neural Comput. Appl."},{"key":"2318_CR25","doi-asserted-by":"crossref","unstructured":"K. Leboeuf, A.H. Namin, R. Muscedere, H. Wu, M. Ahmadi, High speed vlsi implementation of the hyperbolic tangent sigmoid function. in: 2008 Third International Conference on Convergence and Hybrid Information Technology, vol.\u00a01, pp. 1070\u20131073. (IEEE. 2008)","DOI":"10.1109\/ICCIT.2008.131"},{"key":"2318_CR26","unstructured":"B. Lee, N. Burgess, Some results on taylor-series function approximation on FPGA. in: The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003, vol.\u00a02, pp. 2198\u20132202. (IEEE, 2003)"},{"key":"2318_CR27","volume-title":"Neural Networks in Hardware: A Survey","author":"Y Liao","year":"2001","unstructured":"Y. Liao, Neural Networks in Hardware: A Survey (University of California, California, 2001)"},{"key":"2318_CR28","doi-asserted-by":"crossref","unstructured":"C.W. Lin,, J.S. Wang, A digital circuit design of hyperbolic tangent sigmoid function for neural networks. in: 2008 IEEE International Symposium on Circuits and Systems, pp. 856\u2013859. (IEEE, 2008)","DOI":"10.1109\/ISCAS.2008.4541553"},{"key":"2318_CR29","doi-asserted-by":"crossref","unstructured":"P.K. Meher, An optimized lookup-table for the evaluation of sigmoid function for artificial neural networks. in: 2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip, pp. 91\u201395. (IEEE, 2010)","DOI":"10.1109\/VLSISOC.2010.5642617"},{"issue":"1\u20133","key":"2318_CR30","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1016\/j.neucom.2010.03.021","volume":"74","author":"J Misra","year":"2010","unstructured":"J. Misra, I. Saha, Artificial neural networks in hardware: a survey of two decades of progress. Neurocomputing 74(1\u20133), 239\u2013255 (2010)","journal-title":"Neurocomputing"},{"issue":"5","key":"2318_CR31","doi-asserted-by":"publisher","first-page":"1926","DOI":"10.1109\/TVLSI.2015.2472964","volume":"24","author":"BK Mohanty","year":"2015","unstructured":"B.K. Mohanty, P.K. Meher, S.K. Patel, LUT optimization for distributed arithmetic-based block least mean square adaptive filter. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(5), 1926\u20131935 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2318_CR32","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1016\/j.vlsi.2016.01.006","volume":"54","author":"BK Mohanty","year":"2016","unstructured":"B.K. Mohanty, P.K. Meher, S.K. Singhal, M. Swamy, A high-performance VLSI architecture for reconfigurable fir using distributed arithmetic. Integration 54, 37\u201346 (2016)","journal-title":"Integration"},{"issue":"2\u20138","key":"2318_CR33","first-page":"103","volume":"9","author":"S Ngah","year":"2017","unstructured":"S. Ngah, R.A. Bakar, Sigmoid function implementation using the unequal segmentation of differential lookup table and second order nonlinear function. J. Telecommun. Electron. Comput. Eng. (JTEC) 9(2\u20138), 103\u2013108 (2017)","journal-title":"J. Telecommun. Electron. Comput. Eng. (JTEC)"},{"key":"2318_CR34","doi-asserted-by":"crossref","unstructured":"A.R. Omondi, J.C. Rajapakse, FPGA implementations of neural networks 365, (2006)","DOI":"10.1007\/0-387-28487-7"},{"issue":"3","key":"2318_CR35","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/TII.2011.2158843","volume":"7","author":"T Orlowska-Kowalska","year":"2011","unstructured":"T. Orlowska-Kowalska, M. Kaminski, FPGA implementation of the multilayer neural network for the speed estimation of the two-mass drive system. IEEE Trans. Ind. Inf. 7(3), 436\u2013445 (2011)","journal-title":"IEEE Trans. Ind. Inf."},{"key":"2318_CR36","doi-asserted-by":"crossref","unstructured":"F. Piazza, A. Uncini, M. Zenobi, Neural networks with digital lut activation functions. in: Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan), vol.\u00a02, pp. 1401\u20131404. (IEEE, 1993)","DOI":"10.1109\/IJCNN.1993.716806"},{"issue":"3","key":"2318_CR37","first-page":"138","volume":"7","author":"AS Rawat","year":"2018","unstructured":"A.S. Rawat, A. Rana, A. Kumar, A. Bagwari, Application of multi layer artificial neural network in the diagnosis system: a systematic review. IAES Int. J. Artif. Intell. 7(3), 138 (2018)","journal-title":"IAES Int. J. Artif. Intell."},{"key":"2318_CR38","doi-asserted-by":"crossref","unstructured":"A. Reiss, D. Stricker, Introducing a new benchmarked dataset for activity monitoring. in: 2012 16th International Symposium on Wearable Computers, pp. 108\u2013109. (IEEE, 2012)","DOI":"10.1109\/ISWC.2012.13"},{"key":"2318_CR39","doi-asserted-by":"crossref","unstructured":"J. Renteria-Cedano, C. Per\u00e9z-Wences, L. Aguilar-Lobo, J. Loo-Yau, S. Ortega-Cisneros, P. Moreno, J. Reynoso-Hern\u00e1ndez, A novel configurable FPGA architecture for hardware implementation of multilayer feedforward neural networks suitable for digital pre-distortion technique. in: 2016 46th European Microwave Conference (EuMC), pp. 854\u2013857. (IEEE, 2016)","DOI":"10.1109\/EuMC.2016.7824478"},{"issue":"1","key":"2318_CR40","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1007\/s00521-013-1443-6","volume":"25","author":"M Rezaeianzadeh","year":"2014","unstructured":"M. Rezaeianzadeh, H. Tabari, A. Arabi Yazdi, S. Isik, L. Kalin, Flood flow forecasting using ANN, ANFIS and regression models. Neural Comput. Appl. 25(1), 25\u201337 (2014)","journal-title":"Neural Comput. Appl."},{"key":"2318_CR41","doi-asserted-by":"crossref","unstructured":"S. Sahin, Y. Becerikli, S. Yazici, Neural network implementation in hardware using FPGAS. in International Conference on Neural Information Processing, pp. 1105\u20131112. (Springer, 2006)","DOI":"10.1007\/11893295_122"},{"key":"2318_CR42","doi-asserted-by":"crossref","unstructured":"V. Saichand, N. Mohankumar, et\u00a0al. Fpga realization of activation function for artificial neural networks. in 2008 Eighth International Conference on Intelligent Systems Design and Applications, vol.\u00a03, pp. 159\u2013164. (IEEE, 2008)","DOI":"10.1109\/ISDA.2008.333"},{"issue":"3","key":"2318_CR43","doi-asserted-by":"publisher","first-page":"1458","DOI":"10.1007\/s00034-020-01539-y","volume":"40","author":"PC Shrivastava","year":"2021","unstructured":"P.C. Shrivastava, P. Kumar, M. Tiwari, A. Dhawan, Efficient architecture for the realization of 2-d adaptive fir filter using distributed arithmetic. Circuits Syst. Signal Process. 40(3), 1458\u20131478 (2021)","journal-title":"Circuits Syst. Signal Process."},{"key":"2318_CR44","doi-asserted-by":"crossref","unstructured":"A. Tiwari, P. Kumar, M. Tiwari, High throughput adaptive block fir filter using distributed arithmetic. in 2016 1st India International Conference on Information Processing (IICIP), pp. 1\u20136. (IEEE, 2016)","DOI":"10.1109\/IICIP.2016.7975385"},{"issue":"6","key":"2318_CR45","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1016\/j.micpro.2015.05.012","volume":"39","author":"V Tiwari","year":"2015","unstructured":"V. Tiwari, N. Khare, Hardware implementation of neural network with sigmoidal activation functions using cordic. Microprocess. Microsyst. 39(6), 373\u2013381 (2015)","journal-title":"Microprocess. Microsyst."},{"key":"2318_CR46","doi-asserted-by":"crossref","unstructured":"C. Tong, L. Medsker, L. Cheng, A. Jafari, X. Wang, Introduction to the special issue on deep learning for biomedical and healthcare applications (2018)","DOI":"10.1007\/s00521-018-3694-8"},{"issue":"11","key":"2318_CR47","first-page":"1073","volume":"62","author":"CH Tsai","year":"2015","unstructured":"C.H. Tsai, Y.T. Chih, W.H. Wong, C.Y. Lee, A hardware-efficient sigmoid function with adjustable precision for a neural network system. IEEE Trans. Circuits Syst. II Exp. Briefs 62(11), 1073\u20131077 (2015)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"issue":"6","key":"2318_CR48","doi-asserted-by":"publisher","first-page":"1941","DOI":"10.1109\/TCSI.2017.2767204","volume":"65","author":"J Wang","year":"2017","unstructured":"J. Wang, J. Lin, Z. Wang, Efficient hardware architectures for deep convolutional neural network. IEEE Trans. Circuits Syst. I Regul. Papers 65(6), 1941\u20131953 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Papers"},{"issue":"3","key":"2318_CR49","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/53.29648","volume":"6","author":"SA White","year":"1989","unstructured":"S.A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review. IEEE ASSP Mag. 6(3), 4\u201319 (1989)","journal-title":"IEEE ASSP Mag."},{"key":"2318_CR50","unstructured":"F. Wu, X. Liu, Y. Wang, Effect of artificial intelligence auxiliary equipment in the process of cognitive learning. Neural Comput. Appl. 1\u201314 (2021)"},{"key":"2318_CR51","doi-asserted-by":"crossref","unstructured":"A. Youssef, K. Mohammed, A. Nasar, A reconfigurable, generic and programmable feed forward neural network implementation in FPGA. in 2012 UKSim 14th International Conference on Computer Modelling and Simulation, pp. 9\u201313. (IEEE, 2012)","DOI":"10.1109\/UKSim.2012.12"},{"issue":"1","key":"2318_CR52","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/TVLSI.2012.2232321","volume":"22","author":"B Zamanlooy","year":"2013","unstructured":"B. Zamanlooy, M. Mirhassani, Efficient VLSI implementation of neural networks with hyperbolic tangent activation function. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(1), 39\u201348 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2318_CR53","doi-asserted-by":"publisher","first-page":"8138","DOI":"10.1109\/ACCESS.2016.2619181","volume":"4","author":"X Zhai","year":"2016","unstructured":"X. Zhai, A.A.S. Ali, A. Amira, F. Bensaali, MLP neural network based gas classification system on ZYNG SOC. IEEE Access 4, 8138\u20138146 (2016)","journal-title":"IEEE Access"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02318-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02318-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02318-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,16]],"date-time":"2024-10-16T05:06:20Z","timestamp":1729055180000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02318-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,11]]},"references-count":53,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2023,8]]}},"alternative-id":["2318"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02318-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2023,3,11]]},"assertion":[{"value":"4 August 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 February 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 February 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 March 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}