{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T23:28:04Z","timestamp":1768001284279,"version":"3.49.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1007\/s00034-023-02346-x","type":"journal-article","created":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T06:02:34Z","timestamp":1679724154000},"page":"4985-5012","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Memristor-Based Architectures for PFSCL Circuit Realizations"],"prefix":"10.1007","volume":"42","author":[{"family":"Shikha","sequence":"first","affiliation":[]},{"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0565-0654","authenticated-orcid":false,"given":"Kirti","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,3,25]]},"reference":[{"key":"2346_CR1","volume-title":"Chaos, Cnn, Memristors and Beyond: A Festschrift For Leon Chua (With Dvd-rom, Composed By Eleonora Bilotta)","year":"2013","unstructured":"A. Adamatzky, G. Chen (eds.), Chaos, Cnn, Memristors and Beyond: A Festschrift For Leon Chua (With Dvd-rom, Composed By Eleonora Bilotta) (World Scientific, Singapore, 2013)"},{"key":"2346_CR2","doi-asserted-by":"publisher","unstructured":"K.A. Ali, M. Rizk, A. Baghdadi, J.-P. Diguet, J. Jomaah, MRL crossbar-based full adder design. in 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 674\u2013677 (2019). https:\/\/doi.org\/10.1109\/ICECS46596.2019.8964702","DOI":"10.1109\/ICECS46596.2019.8964702"},{"issue":"9","key":"2346_CR3","doi-asserted-by":"publisher","first-page":"1018","DOI":"10.3390\/electronics10091018","volume":"10","author":"KA Ali","year":"2021","unstructured":"K.A. Ali, M. Rizk, A. Baghdadi, J.P. Diguet, J. Jomaah, Hybrid memristor\u2013CMOS implementation of combinational logic based on X-MRL. Electronics 10(9), 1018 (2021). https:\/\/doi.org\/10.3390\/electronics10091018","journal-title":"Electronics"},{"issue":"12","key":"2346_CR4","doi-asserted-by":"publisher","first-page":"2345","DOI":"10.1109\/TCSI.2004.838149","volume":"51","author":"M Alioto","year":"2004","unstructured":"M. Alioto, L. Pancioni, S. Rocchi, V. Vignoli, Modeling and evaluation of positive-feedback source-coupled logic. IEEE Trans. Circuits Syst. I Regul. Pap. 51(12), 2345\u20132355 (2004). https:\/\/doi.org\/10.1109\/TCSI.2004.838149","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"9","key":"2346_CR5","doi-asserted-by":"publisher","first-page":"1916","DOI":"10.1109\/TCSI.2007.904685","volume":"54","author":"M Alioto","year":"2007","unstructured":"M. Alioto, L. Pancioni, S. Rocchi, V. Vignoli, Power\u2013delay\u2013area\u2013noise margin tradeoffs in positive-feedback MOS current-mode logic. IEEE Trans. Circuits Syst. I Regul. Pap. 54(9), 1916\u20131928 (2007). https:\/\/doi.org\/10.1109\/TCSI.2007.904685","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"3","key":"2346_CR6","doi-asserted-by":"publisher","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"MW Allam","year":"2001","unstructured":"M.W. Allam, M.I. Elmasry, Dynamic current mode logic (DyCML): A new low-power high-performance logic style. IEEE J. Solid-State Circ. 36(3), 550\u2013558 (2001). https:\/\/doi.org\/10.1109\/4.910495","journal-title":"IEEE J. Solid-State Circ."},{"key":"2346_CR7","doi-asserted-by":"publisher","unstructured":"D. Biolek, Z. Kolka, V. Biolkova, Z. Biolek, Memristor models for spice simulation of extremely large memristive networks. in 2016 IEEE International Symposium on Circuits and Systems (ISCAS). 389\u2013392 (2016). https:\/\/doi.org\/10.1109\/ISCAS.2016.7527252","DOI":"10.1109\/ISCAS.2016.7527252"},{"issue":"3","key":"2346_CR8","doi-asserted-by":"publisher","first-page":"214","DOI":"10.1016\/j.mejo.2014.12.006","volume":"46","author":"K Cho","year":"2015","unstructured":"K. Cho, S.J. Lee, K. Eshraghian, Memristor-CMOS logic and digital computational components. Microelectron. J. 46(3), 214\u2013220 (2015). https:\/\/doi.org\/10.1016\/j.mejo.2014.12.006","journal-title":"Microelectron. J."},{"issue":"5","key":"2346_CR9","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"L Chua","year":"1971","unstructured":"L. Chua, Memristor-the missing circuit element. IEEE Trans. Circ. Theor. 18(5), 507\u2013519 (1971). https:\/\/doi.org\/10.1109\/TCT.1971.1083337","journal-title":"IEEE Trans. Circ. Theor."},{"issue":"6","key":"2346_CR10","doi-asserted-by":"publisher","first-page":"1202","DOI":"10.1109\/TNNLS.2014.2334701","volume":"26","author":"S Duan","year":"2014","unstructured":"S. Duan, X. Hu, Z. Dong, L. Wang, P. Mazumder, Memristor-based cellular nonlinear\/neural network: design, analysis, and applications. IEEE Trans. Neural Netw. Learn. Syst. 26(6), 1202\u20131213 (2014). https:\/\/doi.org\/10.1109\/TNNLS.2014.2334701","journal-title":"IEEE Trans. Neural Netw. Learn. Syst."},{"key":"2346_CR11","unstructured":"Eshraghian K, Course notes on Memristive Circuits and Systems Technion, June (2011)"},{"key":"2346_CR12","doi-asserted-by":"publisher","unstructured":"K. Gupta, U. Mittal, R. Baghla, P. Shukla, N. Pandey, On the implementation of PFSCL serializer. in 2016 3rd international conference on signal processing and integrated networks (SPIN). 436\u2013440 (2016). https:\/\/doi.org\/10.1109\/SPIN.2016.7566734","DOI":"10.1109\/SPIN.2016.7566734"},{"key":"2346_CR13","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-0982-7","volume-title":"Model and Design of Improved Current Mode Logic Gates","author":"K Gupta","year":"2020","unstructured":"K. Gupta, N. Pandey, M. Gupta, Model and Design of Improved Current Mode Logic Gates (Springer, Singapore, 2020)"},{"key":"2346_CR14","doi-asserted-by":"publisher","unstructured":"K. Gupta, P. Shukla, N. Pandey, On the implementation of PFSCL adders. in 2016 Second International Innovative Applications of Computational Intelligence on Power, Energy and Controls with their Impact on Humanity (CIPECH). 287\u2013291 (2016). https:\/\/doi.org\/10.1109\/CIPECH.2016.7918784","DOI":"10.1109\/CIPECH.2016.7918784"},{"key":"2346_CR15","doi-asserted-by":"publisher","unstructured":"K. Gupta, R. Sridhar, J. Chaudhary, N. Pandey, M. Gupta, Performance comparison of MCML and PFSCL gates in 0.18 \u03bcm CMOS technology. in 2011 2nd international conference on computer and communication technology (ICCCT-2011).\u00a0230\u2013233 (2011). https:\/\/doi.org\/10.1109\/ICCCT.2011.6075165","DOI":"10.1109\/ICCCT.2011.6075165"},{"key":"2346_CR16","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/670508","author":"K Gupta","year":"2011","unstructured":"K. Gupta, R. Sridhar, J. Chaudhary, N. Pandey, M. Gupta, New low-power tristate circuits in positive feedback source-coupled logic. J. Electr. Comput. Eng. (2011). https:\/\/doi.org\/10.1155\/2011\/670508","journal-title":"J. Electr. Comput. Eng."},{"issue":"8","key":"2346_CR17","doi-asserted-by":"publisher","first-page":"885","DOI":"10.1109\/TVLSI.2005.853609","volume":"13","author":"H Hassan","year":"2005","unstructured":"H. Hassan, M. Anis, M. Elmasry, MOS current mode circuits: analysis, design, and variability. IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. 13(8), 885\u2013898 (2005). https:\/\/doi.org\/10.1109\/TVLSI.2005.853609","journal-title":"IEEE Trans. Very Large-Scale Integr. (VLSI) Syst."},{"key":"2346_CR18","doi-asserted-by":"publisher","unstructured":"Y. Ho, G.M. Huang, P. Li, Nonvolatile memristor memory: Device characteristics and design implications. in Proceedings of the 2009 International Conference on Computer-Aided Design. 485\u2013490 (2009). https:\/\/doi.org\/10.1145\/1687399.1687491","DOI":"10.1145\/1687399.1687491"},{"issue":"1","key":"2346_CR19","doi-asserted-by":"publisher","first-page":"129","DOI":"10.4304\/jcp.8.1.129-135","volume":"8","author":"J Hu","year":"2013","unstructured":"J. Hu, H. Ni, Y. Xia, High-speed low-power MCML nanometer circuits with near-threshold computing. J. Comput. 8(1), 129\u2013135 (2013). https:\/\/doi.org\/10.4304\/jcp.8.1.129-135","journal-title":"J. Comput."},{"issue":"1","key":"2346_CR20","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/TCSI.2018.2861463","volume":"66","author":"X Hu","year":"2018","unstructured":"X. Hu, M.J. Schultis, M. Kramer, A. Bagla, A. Shetty, J.S. Friedman, Overhead requirements for stateful memristor logic. IEEE Trans. Circ. Syst. I Regul. Pap. 66(1), 263\u2013273 (2018). https:\/\/doi.org\/10.1109\/TCSI.2018.2861463","journal-title":"IEEE Trans. Circ. Syst. I Regul. Pap."},{"issue":"2","key":"2346_CR21","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1109\/TCSII.2017.2735448","volume":"65","author":"P Jin","year":"2017","unstructured":"P. Jin, G. Wang, H.H.C. Iu, T. Fernando, A locally active memristor and its application in a chaotic circuit. IEEE Trans. Circ. Syst. II Exp. Briefs 65(2), 246\u2013250 (2017). https:\/\/doi.org\/10.1109\/TCSII.2017.2735448","journal-title":"IEEE Trans. Circ. Syst. II Exp. Briefs"},{"key":"2346_CR22","doi-asserted-by":"publisher","unstructured":"S. Kiaei, S.H. Chee, D. Allstot, CMOS source-coupled logic for mixed-mode VLSI. in IEEE International Symposium on Circuits and Systems.\u00a01608\u20131611(1990). https:\/\/doi.org\/10.1109\/ISCAS.1990.112444","DOI":"10.1109\/ISCAS.1990.112444"},{"key":"2346_CR23","volume-title":"Advances in Neuromorphic Memristor Science and Applications","year":"2012","unstructured":"R. Kozma, R.E. Pino, G.E. Pazienza (eds.), Advances in Neuromorphic Memristor Science and Applications (Springer, Berlin, 2012)"},{"issue":"1","key":"2346_CR24","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/TNNLS.2019.2899262","volume":"31","author":"O Krestinskaya","year":"2019","unstructured":"O. Krestinskaya, A.P. James, L.O. Chua, Neuromemristive circuits for edge computing: a review. IEEE Trans. Neural Netw. Learn. Syst. 31(1), 4\u201323 (2019). https:\/\/doi.org\/10.1109\/TNNLS.2019.2899262","journal-title":"IEEE Trans. Neural Netw. Learn. Syst."},{"issue":"11","key":"2346_CR25","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1109\/TCSII.2014.2357292","volume":"61","author":"S Kvatinsky","year":"2014","unstructured":"S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E.G. Friedman, U.C. Weiser, MAGIC\u2014Memristor-aided logic. IEEE Trans. Circ. Syst. II: Exp. Briefs 61(11), 895\u2013899 (2014). https:\/\/doi.org\/10.1109\/TCSII.2014.2357292","journal-title":"IEEE Trans. Circ. Syst. II: Exp. Briefs"},{"issue":"10","key":"2346_CR26","doi-asserted-by":"publisher","first-page":"2054","DOI":"10.1109\/TVLSI.2013.2282132","volume":"22","author":"S Kvatinsky","year":"2013","unstructured":"S. Kvatinsky, G. Satat, N. Wald, E.G. Friedman, A. Kolodny, U.C. Weiser, Memristor-based material implication (IMPLY) logic: design principles and methodologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(10), 2054\u20132066 (2013). https:\/\/doi.org\/10.1109\/TVLSI.2013.2282132","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2346_CR27","doi-asserted-by":"publisher","unstructured":"S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U.C. Weiser, E.G. Friedman, MRL\u2014Memristor ratioed logic. in 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.\u00a01\u20136 (2012). https:\/\/doi.org\/10.1109\/CNNA.2012.6331426","DOI":"10.1109\/CNNA.2012.6331426"},{"issue":"12","key":"2346_CR28","doi-asserted-by":"publisher","first-page":"5825","DOI":"10.1007\/s00034-021-01770-1","volume":"40","author":"G Liu","year":"2021","unstructured":"G. Liu, S. Shen, P. Jin, G. Wang, Y. Liang, Design of memristor-based combinational logic circuits. Circ. Syst. Signal Process. 40(12), 5825\u20135846 (2021). https:\/\/doi.org\/10.1007\/s00034-021-01770-1","journal-title":"Circ. Syst. Signal Process."},{"issue":"11","key":"2346_CR29","doi-asserted-by":"publisher","first-page":"2069","DOI":"10.1109\/TVLSI.2012.2227519","volume":"21","author":"B Mohammad","year":"2013","unstructured":"B. Mohammad, D. Homouz, H. Elgabra, Robust hybrid memristor-CMOS memory: modeling and design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(11), 2069\u20132079 (2013). https:\/\/doi.org\/10.1109\/TVLSI.2012.2227519","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2346_CR30","doi-asserted-by":"publisher","unstructured":"J.M. Musicer, J. Rabaey, MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments. in Proceedings of the 2000 international symposium on Low power electronics and design.\u00a0102\u2013107 (2000). https:\/\/doi.org\/10.1145\/344166.344532","DOI":"10.1145\/344166.344532"},{"issue":"7","key":"2346_CR31","doi-asserted-by":"publisher","first-page":"881","DOI":"10.1016\/j.neunet.2010.05.001","volume":"23","author":"YV Pershin","year":"2010","unstructured":"Y.V. Pershin, M. Di Ventra, Experimental demonstration of associative memory with memristive neural networks. Neural Netw. 23(7), 881\u2013886 (2010). https:\/\/doi.org\/10.1016\/j.neunet.2010.05.001","journal-title":"Neural Netw."},{"key":"2346_CR32","doi-asserted-by":"publisher","unstructured":"J. Rofeh, A. Sodhi, M. Payvand, M.A. Lastras-Monta\u00f1o, A. Ghofrani, A. Madhavan, L. Theogarajan, Vertical integration of memristors onto foundry CMOS dies using wafer-scale integration. in 2015 IEEE 65th Electronic Components and Technology Conference (ECTC). 957\u2013962 (2015). https:\/\/doi.org\/10.1109\/ECTC.2015.7159710","DOI":"10.1109\/ECTC.2015.7159710"},{"issue":"3","key":"2346_CR33","doi-asserted-by":"publisher","first-page":"119","DOI":"10.4236\/cs.2016.73012","volume":"7","author":"V Saminathan","year":"2016","unstructured":"V. Saminathan, K. Paramasivam, Design and analysis of low power hybrid memristor-CMOS based distinct binary logic nonvolatile SRAM cell. Circ. Syst. 7(3), 119\u2013127 (2016). https:\/\/doi.org\/10.4236\/cs.2016.73012","journal-title":"Circ. Syst."},{"issue":"2","key":"2346_CR34","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1080\/03772063.2018.1486741","volume":"66","author":"A Singh","year":"2020","unstructured":"A. Singh, Design and analysis of memristor-based combinational circuits. IETE J. Res. 66(2), 182\u2013191 (2020). https:\/\/doi.org\/10.1080\/03772063.2018.1486741","journal-title":"IETE J. Res."},{"issue":"3","key":"2346_CR35","doi-asserted-by":"publisher","first-page":"3163","DOI":"10.1007\/s13369-021-06035-2","volume":"47","author":"D Singh","year":"2022","unstructured":"D. Singh, K. Gupta, N. Pandey, A novel low-power nonvolatile 8T1M SRAM cell. Arab. J. Sci. Eng. 47(3), 3163\u20133179 (2022). https:\/\/doi.org\/10.1007\/s13369-021-06035-2","journal-title":"Arab. J. Sci. Eng."},{"key":"2346_CR36","doi-asserted-by":"publisher","unstructured":"Z. Toprak, Y. Leblebici, Low-power current mode logic for improved DPA-resistance in embedded systems. in 2005 IEEE International Symposium on Circuits and Systems. 1059\u20131062 (2005). https:\/\/doi.org\/10.1109\/ISCAS.2005.1464774","DOI":"10.1109\/ISCAS.2005.1464774"},{"key":"2346_CR37","doi-asserted-by":"publisher","unstructured":"A. Tyagi, N. Pandey, K. Gupta, PFSCL based linear feedback shift register. in 2016 international conference on computational techniques in information and communication technologies (ICCTICT). 580\u2013585 (2016). https:\/\/doi.org\/10.1109\/ICCTICT.2016.7514646","DOI":"10.1109\/ICCTICT.2016.7514646"},{"key":"2346_CR38","doi-asserted-by":"publisher","unstructured":"W. Wang, C. Yakopcic, E. Shin, K. Leedy, T.M. Taha, G. Subramanyam, Fabrication, characterization, and modeling of memristor devices. in NAECON 2014-IEEE National Aerospace and Electronics Conference. 259\u2013262 (2014). https:\/\/doi.org\/10.1109\/NAECON.2014.7045813","DOI":"10.1109\/NAECON.2014.7045813"},{"issue":"5","key":"2346_CR39","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/TCAD.2017.2729466","volume":"37","author":"L Xia","year":"2017","unstructured":"L. Xia, B. Li, T. Tang, P. Gu, P.Y. Chen, S. Yu, H. Yang, MNSIM: simulation platform for memristor-based neuromorphic computing system. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 37(5), 1009\u20131022 (2017). https:\/\/doi.org\/10.1109\/TCAD.2017.2729466","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"10","key":"2346_CR40","doi-asserted-by":"publisher","first-page":"3640","DOI":"10.1021\/nl901874j","volume":"9","author":"Q Xia","year":"2009","unstructured":"Q. Xia, W. Robinett, M.W. Cumbie, N. Banerjee, T.J. Cardinali, J.J. Yang, R.S. Williams, Memristor\u2212 CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9(10), 3640\u20133645 (2009). https:\/\/doi.org\/10.1021\/nl901874j","journal-title":"Nano Lett."},{"key":"2346_CR41","doi-asserted-by":"publisher","unstructured":"L. Xie, H.A. Du Nguyen, J. Yu, A. Kaichouhi, M.Taouil, M. AlFailakawi, S. Hamdioui, Scouting logic: A novel memristor-based logic design for resistive computing. in 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 176\u2013181 (2017). https:\/\/doi.org\/10.1109\/ISVLSI.2017.39","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"2346_CR42","doi-asserted-by":"publisher","unstructured":"X. Xu, X. Cui, M. Luo, Q. Lin, Y. Luo, Y. Zhou, Design of hybrid memristor-MOS XOR and XNOR logic gates. in 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC).\u00a01\u20132 (2017). https:\/\/doi.org\/10.1109\/EDSSC.2017.8126414","DOI":"10.1109\/EDSSC.2017.8126414"},{"issue":"8","key":"2346_CR43","doi-asserted-by":"publisher","first-page":"2987","DOI":"10.1109\/TCSII.2021.3071386","volume":"68","author":"L Yao","year":"2021","unstructured":"L. Yao, P. Liu, J. Wu, Y. Han, Y. Zhong, Z. You, Integrating two logics into one crossbar array for logic gate design. IEEE Trans. Circ. Syst. II Express Briefs 68(8), 2987\u20132991 (2021). https:\/\/doi.org\/10.1109\/TCSII.2021.3071386","journal-title":"IEEE Trans. Circ. Syst. II Express Briefs"},{"issue":"4","key":"2346_CR44","doi-asserted-by":"publisher","first-page":"1050","DOI":"10.1002\/pssa.201532872","volume":"213","author":"Y Zhou","year":"2016","unstructured":"Y. Zhou, Y. Li, L. Xu, S. Zhong, R. Xu, X. Miao, A hybrid memristor-CMOS XOR gate for nonvolatile logic computation. Phys. Status Solidi (a). 213(4), 1050\u20131054 (2016). https:\/\/doi.org\/10.1002\/pssa.201532872","journal-title":"Phys. Status Solidi (a)."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02346-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02346-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02346-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T05:08:06Z","timestamp":1688965686000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02346-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,25]]},"references-count":44,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2023,8]]}},"alternative-id":["2346"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02346-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,25]]},"assertion":[{"value":"30 April 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 March 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 March 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 March 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The manuscript has no associated data.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}