{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:30:00Z","timestamp":1750181400450,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T00:00:00Z","timestamp":1685491200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T00:00:00Z","timestamp":1685491200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1007\/s00034-023-02373-8","type":"journal-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T14:02:33Z","timestamp":1685541753000},"page":"5978-6000","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Clock Gating-Based Effectual Realization of Stochastic Hyperbolic Tangent Function for Deep Neural Hardware Accelerators"],"prefix":"10.1007","volume":"42","author":[{"given":"Gunjan","family":"Rajput","sequence":"first","affiliation":[]},{"given":"V.","family":"Logashree","sequence":"additional","affiliation":[]},{"given":"Kunika Naresh","family":"Biyani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4223-0077","authenticated-orcid":false,"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,5,31]]},"reference":[{"key":"2373_CR1","doi-asserted-by":"crossref","unstructured":"A.M. Abdelsalam, J.P. Langlois, F. Cheriet, A configurable FPGA implementation of the tanh function using DCT interpolation, in 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (IEEE, 2017), pp. 168\u2013171","DOI":"10.1109\/FCCM.2017.12"},{"key":"2373_CR2","doi-asserted-by":"crossref","unstructured":"F. Albu, J. Kadlec, N. Coleman, A. Fagan, Pipelined implementations of the a priori error-feedback LSL algorithm using logarithmic arithmetic, in 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 3 (IEEE, 2002), pp. III-2681","DOI":"10.1109\/ICASSP.2002.1005238"},{"key":"2373_CR3","doi-asserted-by":"crossref","unstructured":"F. Albu, J. Kadlec, N. Coleman, A. Fagan, The Gauss\u2013Seidel fast affine projection algorithm, in IEEE Workshop on Signal Processing Systems (IEEE, 2002), pp. 109\u2013114","DOI":"10.1109\/SIPS.2002.1049694"},{"issue":"3","key":"2373_CR4","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.845896","volume":"8","author":"L Benini","year":"2000","unstructured":"L. Benini, A. Bogliolo, G. De Micheli, A survey of design techniques for system-level dynamic power management. IEEE Trans. Very Large Scale Integr. Syst. 8(3), 299\u2013316 (2000)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2373_CR5","volume-title":"Dynamic Power Management: Design Techniques and CAD Tools","author":"L Benini","year":"1997","unstructured":"L. Benini, G. DeMicheli, Dynamic Power Management: Design Techniques and CAD Tools (Springer, 1997)"},{"issue":"23\u201324","key":"2373_CR6","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1016\/j.vaccine.2004.02.005","volume":"22","author":"M Bhasin","year":"2004","unstructured":"M. Bhasin, G.P. Raghava, Prediction of CTL epitopes using QM, SVM and ANN techniques. Vaccine 22(23\u201324), 3195\u20133204 (2004)","journal-title":"Vaccine"},{"issue":"9","key":"2373_CR7","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1109\/12.954505","volume":"50","author":"BD Brown","year":"2001","unstructured":"B.D. Brown, H.C. Card, Stochastic neural computation. I. Computational elements. IEEE Trans. Comput. 50(9), 891\u2013905 (2001)","journal-title":"IEEE Trans. Comput."},{"key":"2373_CR8","doi-asserted-by":"crossref","unstructured":"C.H. Chang, H.Y. Kao, S.H. Huang, Hardware implementation for multiple activation functions, in 2019 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW) (IEEE, 2019), pp. 1\u20132","DOI":"10.1109\/ICCE-TW46550.2019.8991981"},{"key":"2373_CR9","doi-asserted-by":"crossref","unstructured":"G. Dinelli, G. Meoni, E. Rapuano, L. Fanucci, Advantages and limitations of fully on-chip CNN FPGA-based hardware accelerator, in 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (IEEE, 2020), pp. 1\u20135","DOI":"10.1109\/ISCAS45731.2020.9180867"},{"key":"2373_CR10","doi-asserted-by":"crossref","unstructured":"M. Ercegovac, D. Kirovski, M. Potkonjak, Low-power behavioral synthesis optimization using multiple precision arithmetic, in Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), (IEEE, 1999), pp. 568\u2013573","DOI":"10.1145\/309847.310000"},{"key":"2373_CR11","first-page":"37","volume":"2","author":"BR Gaines","year":"1969","unstructured":"B.R. Gaines, Stochastic computing systems. Adv. Inf. Syst. Sci. 2, 37\u2013172 (1969)","journal-title":"Adv. Inf. Syst. Sci."},{"key":"2373_CR12","doi-asserted-by":"crossref","unstructured":"S. Gomar, M. Mirhassani, M. Ahmadi, Precise digital implementations of hyperbolic tanh and sigmoid function, in 2016 50th Asilomar Conference on Signals, Systems and Computers, (IEEE, 2016), pp. 1586\u20131589","DOI":"10.1109\/ACSSC.2016.7869646"},{"issue":"1","key":"2373_CR13","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/TCAD.2017.2705069","volume":"37","author":"K Guo","year":"2017","unstructured":"K. Guo, L. Sui, J. Qiu, J. Yu, J. Wang, S. Yao, H. Yang, Angel-eye: a complete design flow for mapping CNN onto embedded FPGA. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(1), 35\u201347 (2017)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2373_CR14","unstructured":"H. Gyounghwan, Design Methodology for Cost Effective Clock and Power Gating (Doctoral dissertation, Seoul National University Graduate School, 2020)"},{"issue":"2","key":"2373_CR15","first-page":"106","volume":"1","author":"J Kathuria","year":"2011","unstructured":"J. Kathuria, M. Ayoubkhan, A. Noor, A review of clock gating techniques. MIT Int. J. Electron. Commun. Eng. 1(2), 106\u2013114 (2011)","journal-title":"MIT Int. J. Electron. Commun. Eng."},{"key":"2373_CR16","doi-asserted-by":"crossref","unstructured":"K. Leboeuf, A.H. Namin, R. Muscedere, H. Wu, M. Ahmadi, High speed VLSI implementation of the hyperbolic tangent sigmoid function, in 2008 Third International Conference on Convergence and Hybrid Information Technology, Vol. 1 (IEEE, 2008), pp. 1070\u20131073","DOI":"10.1109\/ICCIT.2008.131"},{"key":"2373_CR17","unstructured":"B. Lee, N. Burgess, Some results on Taylor-series function approximation on FPGA, in The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, vol. 2 (IEEE, 2003), pp. 2198\u20132202"},{"key":"2373_CR18","doi-asserted-by":"crossref","unstructured":"J. Li, Z. Yuan, Z. Li, C. Ding, A. Ren, Q. Qiu, J. Draper, Y. Wang, Hardware-driven nonlinear activation for stochastic computing based deep convolutional neural networks, in 2017 International Joint Conference on Neural Networks (IJCNN) (IEEE, 2017), pp. 1230\u20131236","DOI":"10.1109\/IJCNN.2017.7965993"},{"issue":"6","key":"2373_CR19","doi-asserted-by":"publisher","first-page":"1474","DOI":"10.1109\/TC.2012.231","volume":"63","author":"P Li","year":"2012","unstructured":"P. Li, D.J. Lilja, W. Qian, M.D. Riedel, K. Bazargan, Logical computation on stochastic bit streams with linear finite-state machines. IEEE Trans. Comput. 63(6), 1474\u20131486 (2012)","journal-title":"IEEE Trans. Comput."},{"key":"2373_CR20","doi-asserted-by":"crossref","unstructured":"C.W. Lin, J.S. Wang, A digital circuit design of hyperbolic tangent sigmoid function for neural networks, in 2008 IEEE International Symposium on Circuits and Systems (ISCAS) (IEEE, 2008), pp. 856\u2013859","DOI":"10.1109\/ISCAS.2008.4541553"},{"issue":"5","key":"2373_CR21","doi-asserted-by":"publisher","first-page":"858","DOI":"10.1109\/TC.2012.43","volume":"62","author":"JYL Low","year":"2012","unstructured":"J.Y.L. Low, C.C. Jong, A memory-efficient tables-and-additions method for accurate computation of elementary functions. IEEE Trans. Comput. 62(5), 858\u2013872 (2012)","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"2373_CR22","doi-asserted-by":"publisher","first-page":"1861","DOI":"10.1109\/TVLSI.2019.2905242","volume":"27","author":"DT Nguyen","year":"2019","unstructured":"D.T. Nguyen, T.N. Nguyen, H. Kim, H.J. Lee, A high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection. IEEE Trans. Very Large Scale Integr. Syst. 27(8), 1861\u20131873 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2373_CR23","doi-asserted-by":"crossref","unstructured":"E. Nurvitadhi, J. Sim, D. Sheffield, A. Mishra, S. Krishnan, D. Marr, Accelerating recurrent neural networks in analytics servers: comparison of FPGA, CPU, GPU, and ASIC, in 2016 26th International Conference on Field Programmable Logic and Applications (FPL) (IEEE, 2016), pp. 1\u20134","DOI":"10.1109\/FPL.2016.7577314"},{"key":"2373_CR24","doi-asserted-by":"publisher","first-page":"104270","DOI":"10.1016\/j.micpro.2021.104270","volume":"84","author":"G Rajput","year":"2021","unstructured":"G. Rajput, G. Raut, M. Chandra, S.K. Vishvakarma, VLSI implementation of transcendental function hyperbolic tangent for deep neural network accelerators. Microprocess. Microsyst. 84, 104270 (2021)","journal-title":"Microprocess. Microsyst."},{"issue":"1","key":"2373_CR25","doi-asserted-by":"publisher","first-page":"354","DOI":"10.1002\/ima.22616","volume":"32","author":"G Rajput","year":"2022","unstructured":"G. Rajput, S. Agrawal, G. Raut, S.K. Vishvakarma, An accurate and noninvasive skin cancer screening based on imaging technique. Int. J. Imaging Syst. Technol. 32(1), 354\u2013368 (2022)","journal-title":"Int. J. Imaging Syst. Technol."},{"key":"2373_CR26","doi-asserted-by":"publisher","first-page":"1101","DOI":"10.1002\/ima.22701","volume":"32","author":"G Rajput","year":"2022","unstructured":"G. Rajput, S. Agrawal, K. Biyani, S.K. Vishvakarma, Early breast cancer diagnosis using cogent activation function-based deep learning implementation on screened mammograms. Int. J. Imaging Syst. Technol. 32, 1101 (2022)","journal-title":"Int. J. Imaging Syst. Technol."},{"issue":"6","key":"2373_CR27","doi-asserted-by":"publisher","first-page":"3465","DOI":"10.1007\/s00034-021-01947-8","volume":"41","author":"G Rajput","year":"2022","unstructured":"G. Rajput, K.N. Biyani, V. Logashree, S.K. Vishvakarma, SCAN: streamlined composite activation function unit for deep neural accelerators. Circuits Syst. Signal Process. 41(6), 3465\u20133486 (2022)","journal-title":"Circuits Syst. Signal Process."},{"key":"2373_CR28","doi-asserted-by":"crossref","unstructured":"S.J.V. Rani, P. Kanagasabapathy, Multilayer perceptron neural network architecture using VHDL with combinational logic sigmoid function, in 2007 International Conference on Signal Processing, Communications and Networking, (IEEE, 2007), pp. 404\u2013409","DOI":"10.1109\/ICSCN.2007.350771"},{"issue":"1","key":"2373_CR29","doi-asserted-by":"publisher","first-page":"73","DOI":"10.3390\/electronics10010073","volume":"10","author":"F Ratto","year":"2021","unstructured":"F. Ratto, T. Fanni, L. Raffo, C. Sau, Mutual impact between clock gating and high level synthesis in reconfigurable hardware accelerators. Electronics 10(1), 73 (2021)","journal-title":"Electronics"},{"key":"2373_CR30","doi-asserted-by":"crossref","unstructured":"G. Raut, S. Rai, S.K. Vishvakarma, A. Kumar, A CORDIC based configurable activation function for ANN applications, in 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), (IEEE, 2020), pp. 78\u201383","DOI":"10.1109\/ISVLSI49217.2020.00024"},{"key":"2373_CR31","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1109\/OJCAS.2020.3042743","volume":"2","author":"G Raut","year":"2021","unstructured":"G. Raut, S. Rai, S.K. Vishvakarma, A. Kumar, RECON: resource-efficient CORDIC-based neuron architecture. IEEE Open J. Circuits Syst. 2, 170\u2013181 (2021)","journal-title":"IEEE Open J. Circuits Syst."},{"issue":"1","key":"2373_CR32","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/TVLSI.2012.2232321","volume":"22","author":"B Zamanlooy","year":"2013","unstructured":"B. Zamanlooy, M. Mirhassani, Efficient VLSI implementation of neural networks with hyperbolic tangent activation function. IEEE Trans. Very Large Scale Integr. Syst. 22(1), 39\u201348 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02373-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02373-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02373-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,21]],"date-time":"2024-10-21T15:36:14Z","timestamp":1729524974000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02373-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,31]]},"references-count":32,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2023,10]]}},"alternative-id":["2373"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02373-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2023,5,31]]},"assertion":[{"value":"24 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 March 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 May 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}