{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:00:58Z","timestamp":1771657258447,"version":"3.50.1"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2023,4,25]],"date-time":"2023-04-25T00:00:00Z","timestamp":1682380800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,4,25]],"date-time":"2023-04-25T00:00:00Z","timestamp":1682380800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1007\/s00034-023-02375-6","type":"journal-article","created":{"date-parts":[[2023,4,25]],"date-time":"2023-04-25T09:02:43Z","timestamp":1682413363000},"page":"5108-5120","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["An Energy-efficient and High-speed Dynamic Comparator for Low-noise Applications"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8299-5181","authenticated-orcid":false,"given":"Bibhudutta","family":"Satapathy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amandeep","family":"Kaur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,4,25]]},"reference":[{"issue":"2","key":"2375_CR1","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/TVLSI.2013.2241799","volume":"22","author":"S Babayan-Mashhadi","year":"2014","unstructured":"S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low- voltage low-power double-tail comparator. IEEE Transact. Very Large Scale Integrat. (VLSI) Syst. 22(2), 343\u2013352 (2014)","journal-title":"IEEE Transact. Very Large Scale Integrat. (VLSI) Syst."},{"issue":"7","key":"2375_CR2","doi-asserted-by":"publisher","first-page":"1902","DOI":"10.1109\/JSSC.2018.2820147","volume":"53","author":"HS Bindra","year":"2018","unstructured":"H.S. Bindra, C.E. Lokin, D. Schinkel, A. Annema, B. Nauta, A 1.2- V dynamic bias latch-type comparator in 6.5-nm CMOS With 0.4-mV input noise. IEEE J Solid-State Circuits 53(7), 1902\u20131912 (2018)","journal-title":"IEEE J Solid-State Circuits"},{"key":"2375_CR3","doi-asserted-by":"publisher","unstructured":"H. S. Bindra, C. E. Lokin, A. -J. Annema and B. Nauta, A 30fJ\/compar- ison dynamic bias comparator, in: ESSCIRC 2017\u201443rd IEEE European Solid State Circuits Conference, (Leuven, Belgium, 2017), pp. 71\u201374. https:\/\/doi.org\/10.1109\/ESSCIRC.2017.8094528.","DOI":"10.1109\/ESSCIRC.2017.8094528"},{"key":"2375_CR4","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1109\/LSSC.2020.3009437","volume":"3","author":"S Chevella","year":"2020","unstructured":"S. Chevella, D. O\u2019Hare, I. O\u2019Connell, A low-power 1-V supply dynamic comparator. IEEE Solid-State Circuits Letters 3, 154\u2013157 (2020). https:\/\/doi.org\/10.1109\/LSSC.2020.3009437","journal-title":"IEEE Solid-State Circuits Letters"},{"key":"2375_CR5","doi-asserted-by":"publisher","unstructured":"S.A. El-Sayed, G.A. Fahmy, A.I. Hussein and F.A. .E. Al Geldawy, A low-power dual-mode sigma-delta modulator using charge-steering opamps, in: 2016 33rd National Radio Science Conference (NRSC), (Aswan, 2016), pp. 415-420, https:\/\/doi.org\/10.1109\/NRSC.2016.7450856","DOI":"10.1109\/NRSC.2016.7450856"},{"issue":"3","key":"2375_CR6","doi-asserted-by":"publisher","first-page":"1017","DOI":"10.1109\/TCSI.2022.3227802","volume":"70","author":"M Esmaeilzadeh","year":"2023","unstructured":"M. Esmaeilzadeh, Y. Audet, M. Ali, M. Sawan, A Low-offset VCO- based time-domain comparator using a phase frequency detector with reduced dead and blind Zones. IEEE Trans. Circuits Syst. I Regul. Pap. 70(3), 1017\u20131029 (2023). https:\/\/doi.org\/10.1109\/TCSI.2022.3227802","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"7","key":"2375_CR7","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/TCSII.2006.875308","volume":"53","author":"PM Figueiredo","year":"2006","unstructured":"P.M. Figueiredo, J.C. Vital, Kickback noise reduction techniques for CMOS latched comparators. IEEE Trans. Circuits Syst. II Express Briefs 53(7), 541\u2013545 (2006). https:\/\/doi.org\/10.1109\/TCSII.2006.875308","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2375_CR8","doi-asserted-by":"publisher","unstructured":"P.P. Gandhi and N.M. Devashrayee, Differential double tail dynamic CMOS voltage comparator, in: 2017 International Conference on Intelligent Communication and Computational Techniques (ICCT), (Jaipur, India, 2017), pp. 8\u201311.https:\/\/doi.org\/10.1109\/INTELCCT.2017.8324011.","DOI":"10.1109\/INTELCCT.2017.8324011"},{"key":"2375_CR9","doi-asserted-by":"publisher","unstructured":"A. Kaur and M. Sarkar, A low power low latency comparator for ramp ADC in CMOS imagers, in: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), (Montreal, QC, Canada, 2016), pp. 1466-1469, https:\/\/doi.org\/10.1109\/ISCAS.2016.7527534","DOI":"10.1109\/ISCAS.2016.7527534"},{"key":"2375_CR10","doi-asserted-by":"publisher","unstructured":"A Khorami, M.B Dastjerdi and A.F Ahmadi, A low-power high-speed comparator for analog to digital converters, In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), (Montreal, QC, Canada, 2016), pp. 2010-2013, doi: https:\/\/doi.org\/10.1109\/ISCAS.2016.7538971","DOI":"10.1109\/ISCAS.2016.7538971"},{"issue":"10","key":"2375_CR11","doi-asserted-by":"publisher","first-page":"2038","DOI":"10.1109\/TVLSI.2018.2833037","volume":"26","author":"A Khorami","year":"2018","unstructured":"A. Khorami, M. Sharifkhani, A low-power high-speed comparator for precise applications. IEEE Transact. Very Large Scale Integrat (VLSI) Syst. 26(10), 2038\u20132049 (2018)","journal-title":"IEEE Transact. Very Large Scale Integrat (VLSI) Syst."},{"issue":"10","key":"2375_CR12","doi-asserted-by":"publisher","first-page":"2156","DOI":"10.1109\/TVLSI.2013.2288420","volume":"22","author":"K-M Kim","year":"2014","unstructured":"K.-M. Kim, S. Hwang, J. Song, C. Kim, An 112-Gb\/s LVDS receiver with a wide input range comparator. IEEE Transact. Very Large Scale Integrat. (VLSI) Syst. 22(10), 2156\u20132163 (2014)","journal-title":"IEEE Transact. Very Large Scale Integrat. (VLSI) Syst."},{"issue":"1","key":"2375_CR13","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1109\/TVLSI.2022.3224237","volume":"31","author":"L Qiu","year":"2023","unstructured":"L. Qiu, T. Meng, B. Yao, Z. Du, X. Yuan, A high-speed low- noise comparator with auxiliary-inverter-based common mode-self- regulation for low-supply-voltage SAR ADCs. IEEE Transact. Very Large Scale Integrat. (VLSI) Syst. 31(1), 152\u2013156 (2023)","journal-title":"IEEE Transact. Very Large Scale Integrat. (VLSI) Syst."},{"issue":"12","key":"2375_CR14","doi-asserted-by":"publisher","first-page":"1916","DOI":"10.1109\/4.173122","volume":"27","author":"B Razavi","year":"1992","unstructured":"B. Razavi, B.A. Wooley, Design techniques for high-speed, high- resolution comparators. IEEE J. Solid-State Circuits 27(12), 1916\u20131926 (1992). https:\/\/doi.org\/10.1109\/4.173122","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2375_CR15","doi-asserted-by":"publisher","unstructured":"A. Rezapour, H. Shamsi, H. Abbasizadeh and K. -Y. Lee, \u201dLow power high speed dynamic comparator,in: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), (Florence, Italy, 2018), pp. 1-5, https:\/\/doi.org\/10.1109\/ISCAS.2018.8351548","DOI":"10.1109\/ISCAS.2018.8351548"},{"key":"2375_CR16","doi-asserted-by":"publisher","unstructured":"B. Satapathy and A. Kaur, a high speed, low energy comparator based on current recycling approach, in: 2021 IEEE International Sym- posium on Circuits and Systems (ISCAS), (Daegu, Korea, 2021), pp. 1-5, https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401086","DOI":"10.1109\/ISCAS51556.2021.9401086"},{"key":"2375_CR17","doi-asserted-by":"publisher","unstructured":"B. Satapathy and A. Kaur, A low kickback noise and low power dynamic comparator,in: 2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), (Lansing, MI, USA, 2021), pp. 146-149, https:\/\/doi.org\/10.1109\/MWSCAS47672.2021.9531668","DOI":"10.1109\/MWSCAS47672.2021.9531668"},{"issue":"12","key":"2375_CR18","first-page":"2918","volume":"67","author":"RK Siddharth","year":"2020","unstructured":"R.K. Siddharth, Y. Jaya Satyanarayana, Y.B. Nithin Kumar, M.H. Vasantha, E. Bonizzoni, A 1-V, 3-GHz strong-arm latch voltage comparator for high speed applications. IEEE Transact on Circuits and systems II: express briefs 67(12), 2918\u20132922 (2020)","journal-title":"IEEE Transact on Circuits and systems II: express briefs"},{"key":"2375_CR19","doi-asserted-by":"publisher","first-page":"93396","DOI":"10.1109\/ACCESS.2019.2927514","volume":"7","author":"Y Wang","year":"2019","unstructured":"Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan, J.J. Liou, A Low-power high-speed dynamic comparator with a transconductance-enhanced latching stage. IEEE Access 7, 93396\u201393403 (2019). https:\/\/doi.org\/10.1109\/ACCESS.2019.2927514","journal-title":"IEEE Access"},{"issue":"3","key":"2375_CR20","first-page":"558","volume":"14","author":"S-H Wang","year":"2020","unstructured":"S.-H. Wang, C.-C. Hung, A 0.3V 10b 3MS\/s SAR ADC With comparator calibration and kickback noise reduction for biomedical applications. IEEE Transact. Biomed. Circuits Syst. 14(3), 558\u2013569 (2020)","journal-title":"IEEE Transact. Biomed. Circuits Syst."},{"key":"2375_CR21","doi-asserted-by":"publisher","first-page":"2143","DOI":"10.1109\/TVLSI.2021.3119691","volume":"29","author":"K Yoshioka","year":"2021","unstructured":"K. Yoshioka, VCO-based comparator: a fully adaptive noise scaling comparator for high-precision and low-power SAR ADCs\u201d. IEEE Transact. Very Large Scale Integrat. (VLSI) Syst. 29, 2143\u20132152 (2021)","journal-title":"IEEE Transact. Very Large Scale Integrat. (VLSI) Syst."},{"key":"2375_CR22","doi-asserted-by":"publisher","unstructured":"K. Yoshioka, A. Shikata, R. Sekimoto, T. Kuroda and H. Ishikuro, \u201dAn 8bit 0.35\u20130.8V 0.5\u201330MS\/s 2bit\/step SAR ADC with wide range threshold configuring comparator,in: 2012 Proceedings of the ESSCIRC (ESSCIRC), (Bordeaux, France, 2012), pp. 381-384, https:\/\/doi.org\/10.1109\/ESS- CIRC.2012.6341365.","DOI":"10.1109\/ESS"},{"issue":"7","key":"2375_CR23","doi-asserted-by":"publisher","first-page":"1485","DOI":"10.1109\/TVLSI.2021.3077624","volume":"29","author":"H Zhuang","year":"2021","unstructured":"H. Zhuang, W. Cao, X. Peng, H. Tang, A three-stage comparator and its modified version with fast speed and low Kickback. IEEE Transact.Very Large Scale Integrat. (VLSI) Syst. 29(7), 1485\u20131489 (2021)","journal-title":"IEEE Transact.Very Large Scale Integrat. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02375-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02375-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02375-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,28]],"date-time":"2023-07-28T11:14:09Z","timestamp":1690542849000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02375-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,25]]},"references-count":23,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2023,9]]}},"alternative-id":["2375"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02375-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,25]]},"assertion":[{"value":"27 December 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 March 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 March 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 April 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}