{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:21:05Z","timestamp":1753885265689,"version":"3.37.3"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T00:00:00Z","timestamp":1685836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T00:00:00Z","timestamp":1685836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1007\/s00034-023-02413-3","type":"journal-article","created":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T03:13:45Z","timestamp":1685848425000},"page":"6399-6419","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Blind Zone-Less Phase Frequency Detector for a Low-Power Phase-Locked Loop Architecture"],"prefix":"10.1007","volume":"42","author":[{"given":"Marichamy","family":"Divya","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2171-9420","authenticated-orcid":false,"given":"Kumaravel","family":"Sundaram","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,6,4]]},"reference":[{"key":"2413_CR1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104719","volume":"97","author":"A Abolhasani","year":"2020","unstructured":"A. Abolhasani, M. Mousazadeh, A. Khoei, A high-speed, power efficient, dead-zone-less phase frequency detector with differential structure. Microelectron. J. 97, 104719 (2020)","journal-title":"Microelectron. J."},{"key":"2413_CR2","doi-asserted-by":"publisher","unstructured":"T. Ahmed, N. Tasneem, R. M. Walker, A 250\u2013600 MHz ring oscillator-based phase-locked loop for implantable wireline applications, using 1.0 V supply in 180 nm CMOS, in 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS) (2021), pp. 1\u20134. https:\/\/doi.org\/10.1109\/NEWCAS50681.2021.9462757","DOI":"10.1109\/NEWCAS50681.2021.9462757"},{"key":"2413_CR3","volume-title":"Phase-Locked Loops: Design, Simulation, and Applications","author":"RE Best","year":"2007","unstructured":"R.E. Best, Phase-Locked Loops: Design, Simulation, and Applications (McGraw-Hill Professional, New York, 2007)"},{"issue":"3","key":"2413_CR4","doi-asserted-by":"publisher","first-page":"647","DOI":"10.1007\/s10470-021-01925-9","volume":"109","author":"MB Castro","year":"2021","unstructured":"M.B. Castro, R.R.N. Souza, A.M.P. Junior, E.R. Lima, L.T. Manera, Phase locked loop-based clock synthesizer for reconfigurable analog-to-digital converters. Analog Integr. Circuits Signal Process. 109(3), 647\u2013656 (2021)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"12","key":"2413_CR5","first-page":"936","volume":"57","author":"W-H Chen","year":"2010","unstructured":"W.-H. Chen, M.E. Inerowicz, B. Jung, Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Trans. Circuits Syst. II: Express Br. 57(12), 936\u2013940 (2010)","journal-title":"IEEE Trans. Circuits Syst. II: Express Br."},{"key":"2413_CR6","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/s10470-022-02129-5","volume":"114","author":"M Divya","year":"2023","unstructured":"M. Divya, K. Sundaram, Dead zone-less low power phase frequency detector, independent of duty cycle variations for charge pump phase locked loop. Analog Integr. Circuits Signal Process. 114, 13\u201330 (2023)","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"2413_CR7","doi-asserted-by":"crossref","unstructured":"M. Divya, K. Sundaram, A novel blind zone free, low power phase frequency detector for fast locking of charge pump phase locked loops, in 3rd International Conference, ICMDCS 2022, Vellore, India (2022), pp. 117\u2013128","DOI":"10.1007\/978-3-031-23973-1_8"},{"issue":"2","key":"2413_CR8","first-page":"117","volume":"56","author":"X Gao","year":"2009","unstructured":"X. Gao, E.A.M. Klumperink, P.F.J. Geraedts, B. Nauta, Jitter analysis and a benchmarking figure-of-merit for phase-locked loops. IEEE Trans. Circuits Syst. II: Express Br. 56(2), 117\u2013121 (2009)","journal-title":"IEEE Trans. Circuits Syst. II: Express Br."},{"issue":"9","key":"2413_CR9","doi-asserted-by":"publisher","first-page":"3549","DOI":"10.1007\/s00034-016-0485-2","volume":"36","author":"M Gholami","year":"2017","unstructured":"M. Gholami, Phase detector with minimal blind zone and reset time for GSamples\/s DLLs. Circuits Syst. Signal Process. 36(9), 3549\u20133563 (2017)","journal-title":"Circuits Syst. Signal Process."},{"key":"2413_CR10","doi-asserted-by":"crossref","unstructured":"A.M. KK, B.J. Kailath, PLL architecture with a composite PFD and variable loop filter. IET Circuits Dev. Syst. 12(3), 256\u2013262 (2018)","DOI":"10.1049\/iet-cds.2017.0336"},{"issue":"8","key":"2413_CR11","doi-asserted-by":"publisher","first-page":"3819","DOI":"10.1007\/s00034-020-01366-1","volume":"39","author":"HL Kirankumar","year":"2020","unstructured":"H.L. Kirankumar, S. Rekha, T. Laxminidhi, A dead-zone-free zero blind-zone high-speed phase frequency detector for charge-pump PLL. Circuits. Syst. Signal Process. 39(8), 3819\u20133832 (2020)","journal-title":"Circuits. Syst. Signal Process."},{"issue":"4","key":"2413_CR12","doi-asserted-by":"publisher","first-page":"842","DOI":"10.1002\/cta.2449","volume":"46","author":"A Koithyar","year":"2018","unstructured":"A. Koithyar, T.K. Ramesh, A faster phase frequency detector using transmission gate-based latch for the reduced response time of the PLL. Int. J. Circuit Theory Appl. 46(4), 842\u2013854 (2018)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2413_CR13","doi-asserted-by":"publisher","unstructured":"S.S. Kuncham, M. Gadiyar, K. Sushmitha Din, K.K. Lad, T. Laxminidhi, A novel zero blind zone phase frequency detector for fast acquisition in phase locked loops, in 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID) (2018), pp. 167\u2013170. https:\/\/doi.org\/10.1109\/VLSID.2018.56","DOI":"10.1109\/VLSID.2018.56"},{"key":"2413_CR14","doi-asserted-by":"crossref","unstructured":"J. Lan, Y. Wang, L. Liu, R. Li, A nonlinear phase frequency detector with zero blind zone for fast-locking phase-locked loops, in 2010 International Conference on Anti-Counterfeiting, Security and Identification (2010), pp. 41\u201344","DOI":"10.1109\/ICASID.2010.5551844"},{"key":"2413_CR15","doi-asserted-by":"crossref","unstructured":"D.-G. Lee, P.P. Mercier, A sub-mW 2.4-GHz active-mixer-adopted sub-sampling PLL achieving an FoM of $$-256$$ dB. IEEE J. Solid-State Circuits 55(6), 1542\u20131552 (2019)","DOI":"10.1109\/JSSC.2019.2951377"},{"key":"2413_CR16","doi-asserted-by":"crossref","unstructured":"K.K.A. Majeed, B.J. Kailath, Low power, high frequency, free dead zone PFD for a PLL design, in 2013 IEEE Faible Tension Faible Consommation, pp. 1\u20134 (2013)","DOI":"10.1109\/FTFC.2013.6577768"},{"key":"2413_CR17","doi-asserted-by":"crossref","unstructured":"R.H. K, J. Mukherjee, PFD with improved average gain and minimal blind zone combined with lock-in detection for fast settling PLLs. Microelectron. J. 116, 105233 (2021)","DOI":"10.1016\/j.mejo.2021.105233"},{"issue":"11","key":"2413_CR18","doi-asserted-by":"publisher","first-page":"1750179","DOI":"10.1142\/S0218126617501791","volume":"26","author":"G Nikoli\u0107","year":"2017","unstructured":"G. Nikoli\u0107, G. Jovanovi\u0107, M. Stoj\u010dev, T. Nikoli\u0107, Precharged phase detector with zero dead-zone and minimal blind-zone. J. Circuits Syst. Comput. 26(11), 1750179 (2017)","journal-title":"J. Circuits Syst. Comput."},{"issue":"12","key":"2413_CR19","doi-asserted-by":"publisher","first-page":"6651","DOI":"10.1007\/s00034-022-02117-0","volume":"41","author":"N Pradhan","year":"2022","unstructured":"N. Pradhan, S.K. Jana, Improved Phase Noise Performance of PFD\/CP Operating in 1.5 MHz\u20134.2 GHz for Phase-Locked Loop Application. Circuits. Syst. Signal Process 41(12), 6651\u20136671 (2022)","journal-title":"Circuits. Syst. Signal Process"},{"key":"2413_CR20","doi-asserted-by":"crossref","unstructured":"H.K. Ravi, S. Tiwari, J. Mukherjee, A new architecture of the phase frequency detector with improved gain and minimal blind zone for fast settling PLLs, in 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (2020), pp. 1\u20135","DOI":"10.1109\/ISCAS45731.2020.9180558"},{"key":"2413_CR21","doi-asserted-by":"publisher","DOI":"10.1017\/9781108626200","volume-title":"Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level","author":"B Razavi","year":"2020","unstructured":"B. Razavi, Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level (Cambridge University Press, UK, 2020)"},{"issue":"4","key":"2413_CR22","doi-asserted-by":"publisher","first-page":"1735","DOI":"10.1007\/s00034-019-01232-9","volume":"39","author":"A Rezaeian","year":"2020","unstructured":"A. Rezaeian, G. Ardeshir, M. Gholami, A low-power and high-frequency phase frequency detector for a 3.33-GHz delay locked loop. Circuits. Syst. Signal Process 39(4), 1735\u20131750 (2020)","journal-title":"Circuits. Syst. Signal Process"},{"key":"2413_CR23","unstructured":"A. Sai, T. Yamaji, T. Itakura, A low-jitter clock generator based on ring oscillator with 1\/f noise reduction technique for next-generation mobile wireless terminals, in 2008 IEEE Asian Solid-State Circuits Conference (2008), pp. 425\u2013428"},{"issue":"25","key":"2413_CR24","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1049\/ell2.12656","volume":"58","author":"ZM Saifullah","year":"2022","unstructured":"Z.M. Saifullah, P.M. Furth, S. Pakala, A. Roman-Loera, Frequency-to-voltage converter based dual-loop phase-locked loop with variable phase locking capability. Electron. Lett. 58(25), 943\u2013945 (2022)","journal-title":"Electron. Lett."},{"key":"2413_CR25","doi-asserted-by":"crossref","unstructured":"H.G. Shettar, S. Kotabagi, N. Shanbhag, S. Naik, R. Bagali, S. Nandavar, Frequency multiplier using phase-locked loop, in 2020 IEEE 17th India Council International Conference (INDICON) (2020), pp. 1\u20135","DOI":"10.1109\/INDICON49873.2020.9342186"},{"key":"2413_CR26","doi-asserted-by":"crossref","unstructured":"S. Sofimowloodi, F. Razaghian, M. Gholami, Low-power high-frequency phase frequency detector for minimal blind-zone phase-locked loops. Circuits. Syst. Signal Process. 38(2), 498\u2013511 (2019)","DOI":"10.1007\/s00034-018-0887-4"},{"key":"2413_CR27","doi-asserted-by":"crossref","unstructured":"P.S. Volobuev, R.A. Fedorov, M.V. Poryadina, D.I. Ryzhova, S. Gavrilov, A low-jitter 300\u00a0MHz CMOS PLL for double data rate applications, in 2019 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus) (2019), pp. 1631\u20131635","DOI":"10.1109\/EIConRus.2019.8656683"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02413-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02413-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02413-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,5]],"date-time":"2023-10-05T19:04:04Z","timestamp":1696532644000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02413-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,4]]},"references-count":27,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2023,11]]}},"alternative-id":["2413"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02413-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2023,6,4]]},"assertion":[{"value":"4 February 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 May 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 June 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}