{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T12:41:21Z","timestamp":1760013681187},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T00:00:00Z","timestamp":1687478400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T00:00:00Z","timestamp":1687478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1007\/s00034-023-02417-z","type":"journal-article","created":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T22:32:00Z","timestamp":1687559520000},"page":"6726-6748","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Capricious Digital Filter Design and Implementation Using Baugh\u2013Wooley Multiplier and Error Reduced Carry Prediction Approximate Adder for ECG Noise Removal Application"],"prefix":"10.1007","volume":"42","author":[{"given":"K.","family":"Saritha Raj","sequence":"first","affiliation":[]},{"given":"P.","family":"Rajesh Kumar","sequence":"additional","affiliation":[]},{"given":"M.","family":"Satyanarayana","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,6,23]]},"reference":[{"key":"2417_CR1","doi-asserted-by":"crossref","unstructured":"S. Aathilakshmi, R. Vimala, K.R. Britto, An elegance of novel digital filter using majority logic on pipelined architecture for SNR improvement in signal processing.\u00a0J. Ambient Intell. Humaniz. Comput. 1\u20139 (2021).","DOI":"10.1007\/s12652-021-03197-7"},{"issue":"14","key":"2417_CR2","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4952","volume":"31","author":"R Arun Sekar","year":"2020","unstructured":"R. Arun Sekar, S. Sasipriya, Implementation of FIR filter using reversible modified carry select adder. Concurr. Comput. Pract. Exp. 31(14), e4952 (2020)","journal-title":"Concurr. Comput. Pract. Exp."},{"key":"2417_CR3","doi-asserted-by":"crossref","unstructured":"P.P. Autade, S.M. Turkane, A.A. Deshpande, Design of multipliers using reversible logic and toffoli gates. In\u00a02022 Emerging Smart Computing and Informatics (ESCI), IEEE. (2022), pp. 1\u20134","DOI":"10.1109\/ESCI53509.2022.9758329"},{"issue":"3","key":"2417_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3491213","volume":"27","author":"TJ Baker","year":"2022","unstructured":"T.J. Baker, J.P. Hayes, CeMux: maximizing the accuracy of stochastic mux adders and an application to filter design. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 27(3), 1\u201326 (2022)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"2417_CR5","doi-asserted-by":"crossref","unstructured":"S. Biswas, M. Maniruzzaman, R.N. Bairagi, Noise removing from ECG signal using FIR filter with windowing techniques. In\u00a02021 International Conference on Electronics, Communications and Information Technology (ICECIT), IEEE. (2021), pp. 1\u20134","DOI":"10.1109\/ICECIT54077.2021.9641381"},{"key":"2417_CR6","first-page":"207","volume-title":"Two novel strategies to structure a quick, low power 16-tap 32-bit propelled FIR filter for DSP applications. In Intelligent Computing and Innovation on Data Science","author":"J Deny","year":"2020","unstructured":"J. Deny, R.R. Sudharsan, Two novel strategies to structure a quick, low power 16-tap 32-bit propelled FIR filter for DSP applications. In Intelligent Computing and Innovation on Data Science (Springer, Singapore, 2020), pp. 207\u2013214"},{"issue":"6","key":"2417_CR7","doi-asserted-by":"publisher","first-page":"3592","DOI":"10.1007\/s00034-021-01933-0","volume":"41","author":"MM Ganatra","year":"2022","unstructured":"M.M. Ganatra, C.H. Vithalani, FPGA design of a variable step-size variable tap length denlms filter with hybrid systolic-folding structure and compressor-based booth multiplier for noise reduction in ECG signal. Circ. Syst. Signal Process. 41(6), 3592\u20133622 (2022)","journal-title":"Circ. Syst. Signal Process."},{"key":"2417_CR8","doi-asserted-by":"publisher","first-page":"119939","DOI":"10.1109\/ACCESS.2021.3108443","volume":"9","author":"J Lee","year":"2021","unstructured":"J. Lee, H. Seo, H. Seok, Y. Kim, A novel approximate adder design using error reduced carry prediction and constant truncation. IEEE Access 9, 119939\u2013119953 (2021)","journal-title":"IEEE Access"},{"key":"2417_CR9","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103266","volume":"78","author":"A Mandloi","year":"2020","unstructured":"A. Mandloi, S. Pawar, VLSI design of APT-VDF using novel variable block sized ternary adder and multiplier. Microprocess. Microsyst. 78, 103266 (2020)","journal-title":"Microprocess. Microsyst."},{"key":"2417_CR10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104333","volume":"86","author":"A Mandloi","year":"2021","unstructured":"A. Mandloi, S. Pawar, Power and delay efficient fir filter design using ESSA and VL-CSKA based booth multiplier. Microprocess. Microsyst. 86, 104333 (2021)","journal-title":"Microprocess. Microsyst."},{"issue":"4","key":"2417_CR11","doi-asserted-by":"publisher","first-page":"1385","DOI":"10.1007\/s11045-020-00714-3","volume":"31","author":"VK Odugu","year":"2020","unstructured":"V.K. Odugu, C. Venkata Narasimhulu, K. Satya Prasad, Design and implementation of low complexity circularly symmetric 2D FIR filter architectures. Multidimens. Syst. Signal Process. 31(4), 1385\u20131410 (2020)","journal-title":"Multidimens. Syst. Signal Process."},{"key":"2417_CR12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103113","volume":"76","author":"TV Padmavathy","year":"2020","unstructured":"T.V. Padmavathy, S. Saravanan, M.N. Vimalkumar, Partial product addition in Vedic design-ripple carry adder design fir filter architecture for electro cardiogram (ECG) signal de-noising application. Microprocess. Microsyst. 76, 103113 (2020)","journal-title":"Microprocess. Microsyst."},{"issue":"5","key":"2417_CR13","doi-asserted-by":"publisher","first-page":"1455","DOI":"10.1007\/s00542-019-04678-8","volume":"26","author":"P Paliwal","year":"2020","unstructured":"P. Paliwal, J.B. Sharma, V. Nath, Comparative study of FFA architectures using different multiplier and adder topologies. Microsyst. Technol. 26(5), 1455\u20131462 (2020)","journal-title":"Microsyst. Technol."},{"key":"2417_CR14","doi-asserted-by":"publisher","first-page":"4102","DOI":"10.1016\/j.matpr.2021.02.629","volume":"46","author":"U Penchalaiah","year":"2021","unstructured":"U. Penchalaiah, V.S. Kumar, A facile approach to design truncated multiplier based on HSCG-SCG CSLA adder. Mater. Today Proc. 46, 4102\u20134109 (2021)","journal-title":"Mater. Today Proc."},{"key":"2417_CR15","doi-asserted-by":"publisher","first-page":"504","DOI":"10.1016\/j.matpr.2021.12.507","volume":"61","author":"U Penchalaiah","year":"2022","unstructured":"U. Penchalaiah, V.S. Kumar, Low energy, long sustainable and high-speed FIR filter based on truncated multiplier with SCG-HSCG adder.\u00a0Mater. Today Proc. 61, 504\u2013511 (2022)","journal-title":"Mater. Today Proc."},{"issue":"2","key":"2417_CR16","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1007\/s10772-020-09686-y","volume":"23","author":"PV Praveen Sundar","year":"2020","unstructured":"P.V. Praveen Sundar, D. Ranjith, T. Karthikeyan, V. Vinoth Kumar, B. Jeyakumar, Low power area efficient adaptive FIR filter for hearing aids using distributed arithmetic architecture. Int. J. Speech Technol. 23(2), 287\u2013296 (2020)","journal-title":"Int. J. Speech Technol."},{"key":"2417_CR17","doi-asserted-by":"crossref","unstructured":"R. Raja Sudharsan, J. Deny, Field programmable gate array (FPGA)-based fast and low-pass finite impulse response (FIR) filter. In Intelligent Computing and Innovation on Data Science (Springer, Singapore, 2020), pp. 199\u2013206","DOI":"10.1007\/978-981-15-3284-9_21"},{"key":"2417_CR18","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2022.109442","volume":"128","author":"P Rajesh","year":"2022","unstructured":"P. Rajesh, F.H. Shajin, G. Kannayeram, A novel intelligent technique for energy management in smart home using internet of things. Appl. Soft Comput. 128, 109442 (2022)","journal-title":"Appl. Soft Comput."},{"issue":"3","key":"2417_CR19","first-page":"5514","volume":"15","author":"P Rajesh","year":"2022","unstructured":"P. Rajesh, F.H. Shajin, G.K. Kumaran, An efficient IWOLRS control technique of brushless DC motor for torque ripple minimization. Appl. Sci. Eng. Prog. 15(3), 5514\u20135514 (2022)","journal-title":"Appl. Sci. Eng. Prog."},{"key":"2417_CR20","doi-asserted-by":"publisher","first-page":"108119","DOI":"10.1109\/ACCESS.2021.3100892","volume":"9","author":"S Raveendran","year":"2021","unstructured":"S. Raveendran, P.J. Edavoor, Y.N. Kumar, M.H. Vasantha, Inexact signed wallace tree multiplier design using reversible logic. IEEE Access 9, 108119\u2013108130 (2021)","journal-title":"IEEE Access"},{"issue":"10","key":"2417_CR21","doi-asserted-by":"publisher","first-page":"5578","DOI":"10.1007\/s00034-022-02036-0","volume":"41","author":"S Roy","year":"2021","unstructured":"S. Roy, A. Chandra, A deep learning approach for the design of narrow transition-band FIR filter.\u00a0Circ. Syst. Signal Process. 41(10), 5578\u20135613 (2022)","journal-title":"Circ. Syst. Signal Process."},{"key":"2417_CR22","doi-asserted-by":"crossref","unstructured":"S. Roy, A. Chandra, A new method for denoising ECG signal using sharp cut-off FIR filter. In\u00a02018 International Symposium on Devices, Circuits and Systems (ISDCS), IEEE. (2018), pp. 1\u20136","DOI":"10.1109\/ISDCS.2018.8379647"},{"key":"2417_CR23","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1016\/j.vlsi.2020.12.001","volume":"77","author":"S Roy","year":"2021","unstructured":"S. Roy, A. Chandra, A survey of fir filter design techniques: low-complexity, narrow transition-band and variable bandwidth. Integration 77, 193\u2013204 (2021)","journal-title":"Integration"},{"key":"2417_CR24","doi-asserted-by":"crossref","unstructured":"M. Sakthimohan, J. Deny, An optimistic design of 16-Tap FIR filter with Radix-4 booth multiplier using improved booth recoding algorithm.\u00a0Microprocess. Microsyst. 103453 (2020)","DOI":"10.1016\/j.micpro.2020.103453"},{"issue":"5","key":"2417_CR25","doi-asserted-by":"publisher","first-page":"5513","DOI":"10.1007\/s12652-020-02062-3","volume":"12","author":"R Sakthivel","year":"2021","unstructured":"R. Sakthivel, G. Ragunath, Low power area optimized and high speed carry select adder using optimized half sum and carry generation unit for FIR filter. J. Ambient. Intell. Humaniz. Comput. 12(5), 5513\u20135524 (2021)","journal-title":"J. Ambient. Intell. Humaniz. Comput."},{"issue":"6","key":"2417_CR26","doi-asserted-by":"publisher","first-page":"741","DOI":"10.1080\/03772063.2019.1620644","volume":"66","author":"K Satish Reddy","year":"2020","unstructured":"K. Satish Reddy, H.N. Suresh, A low-power vlsi implementation of rfir filter design using radix-2 algorithm with lcsla. IETE J. Res. 66(6), 741\u2013750 (2020)","journal-title":"IETE J. Res."},{"key":"2417_CR27","doi-asserted-by":"crossref","unstructured":"F.H. Shajin, P. Rajesh, V.K. Nagoji Rao, Efficient framework for brain tumour classification using hierarchical deep learning neural network classifier. Comput. Methods Biomech. Biomed. Eng. Imaging Vis. 1\u20138 (2022).","DOI":"10.1080\/21681163.2022.2111719"},{"issue":"3","key":"2417_CR28","doi-asserted-by":"publisher","first-page":"1751","DOI":"10.1007\/s00034-021-01850-2","volume":"41","author":"FH Shajin","year":"2022","unstructured":"F.H. Shajin, P. Rajesh, M.R. Raja, An efficient VLSI architecture for fast motion estimation exploiting zero motion prejudgment technique and a new quadrant-based search algorithm in HEVC. Circ. Syst. Signal Process. 41(3), 1751\u20131774 (2022)","journal-title":"Circ. Syst. Signal Process."},{"key":"2417_CR29","doi-asserted-by":"crossref","unstructured":"K.B. Sowmya, M.D. Anjana, The vedic design-carry look ahead (VD-CLA): a smart and hardware-friendly implementation of the FIR Filter for ECG signal denoising. In\u00a0Advances in Multidisciplinary Medical Technologies\u2013Engineering, Modeling and Findings, (Springer, Cham, 2021), pp. 185\u2013198","DOI":"10.1007\/978-3-030-57552-6_12"},{"issue":"8","key":"2417_CR30","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1002\/cta.2771","volume":"48","author":"K Sravani","year":"2020","unstructured":"K. Sravani, R. Rao, Design of high throughput asynchronous FIR filter using gate level pipelined multipliers and adders. Int. J. Circuit Theory Appl. 48(8), 1363\u20131370 (2020)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2417_CR31","first-page":"199","volume-title":"Field Programmable Gate Array (FPGA)-Based Fast and Low-Pass Finite Impulse Response (FIR) Filter. In Intelligent Computing and Innovation on Data Science","author":"RR Sudharsan","year":"2020","unstructured":"R.R. Sudharsan, J. Deny, Field Programmable Gate Array (FPGA)-Based Fast and Low-Pass Finite Impulse Response (FIR) Filter. In Intelligent Computing and Innovation on Data Science (Springer, Singapore, 2020), pp.199\u2013206"},{"issue":"12","key":"2417_CR32","doi-asserted-by":"publisher","first-page":"6224","DOI":"10.1007\/s00034-021-01765-y","volume":"40","author":"K Sundaram","year":"2021","unstructured":"K. Sundaram, V.K. Natarajan, N. Shanmugam, K. Manoharan, R. Ramasamy, S. Kumar, Area\u2013energy\u2013error optimized faithful multiplier for digital signal processing. Circ. Syst. Signal Process. 40(12), 6224\u20136241 (2021)","journal-title":"Circ. Syst. Signal Process."},{"issue":"4","key":"2417_CR33","doi-asserted-by":"publisher","first-page":"1459","DOI":"10.1007\/s12652-019-01237-x","volume":"11","author":"C Uthaya Kumar","year":"2020","unstructured":"C. Uthaya Kumar, S. Kamalraj, Ambient intelligence architecture of MRPM context based 12-tap further desensitized half band FIR filter for EEG signal. J. Ambient. Intell. Humaniz. Comput. 11(4), 1459\u20131466 (2020)","journal-title":"J. Ambient. Intell. Humaniz. Comput."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02417-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02417-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02417-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,5]],"date-time":"2023-10-05T19:06:31Z","timestamp":1696532791000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02417-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,23]]},"references-count":33,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2023,11]]}},"alternative-id":["2417"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02417-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,23]]},"assertion":[{"value":"20 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 May 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"None.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}