{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:34Z","timestamp":1740135754040,"version":"3.37.3"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T00:00:00Z","timestamp":1687132800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T00:00:00Z","timestamp":1687132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"SERB-DST Government of India","award":["CRG\/2021\/008273"],"award-info":[{"award-number":["CRG\/2021\/008273"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1007\/s00034-023-02425-z","type":"journal-article","created":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T16:01:40Z","timestamp":1687190500000},"page":"6813-6828","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A PRBS Generator Using Merged XOR-D Flip-Flop as Building Blocks"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6787-1607","authenticated-orcid":false,"given":"Mayank Kumar","family":"Singh","sequence":"first","affiliation":[]},{"given":"Puneet","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Upendra","family":"Chichhula","sequence":"additional","affiliation":[]},{"given":"Hirensh","family":"Mehra","sequence":"additional","affiliation":[]},{"given":"Devarshi Mrinal","family":"Das","sequence":"additional","affiliation":[]},{"given":"Mahendra","family":"Sakare","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,6,19]]},"reference":[{"key":"2425_CR1","doi-asserted-by":"publisher","first-page":"784","DOI":"10.1109\/TNANO.2020.3034818","volume":"19","author":"A Amirany","year":"2020","unstructured":"A. Amirany, K. Jafari, M.H. Moaiyeri, True random number generator for reliable hardware security modules based on a neuromorphic variation-tolerant spintronic structure. IEEE Trans. Nanotechnol. 19, 784\u2013791 (2020). https:\/\/doi.org\/10.1109\/TNANO.2020.3034818","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"6","key":"2425_CR2","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TVLSI.2005.848806","volume":"13","author":"C-H Chang","year":"2005","unstructured":"C.-H. Chang, J. Gu, M. Zhang, A review of 018$$\\mu $$m full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale \/Integr. (VLSI) Syst. 13(6), 686\u2013695 (2005). https:\/\/doi.org\/10.1109\/TVLSI.2005.848806","journal-title":"IEEE Trans. Very Large Scale \/Integr. (VLSI) Syst."},{"key":"2425_CR3","doi-asserted-by":"publisher","unstructured":"M. S. Chen, C. K. K. Yang, A low-power highly multiplexed parallel PRBS generator. In: Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, (2012), pp. 1\u20134, https:\/\/doi.org\/10.1109\/CICC.2012.6330664","DOI":"10.1109\/CICC.2012.6330664"},{"issue":"11","key":"2425_CR4","doi-asserted-by":"publisher","first-page":"2703","DOI":"10.1109\/JSSC.2015.2472600","volume":"50","author":"R Clarke","year":"2015","unstructured":"R. Clarke, M.R. LeRoy, S. Raman, T.G. Neogi, R.P. Kraft, J.F. McDonald, 140 Gb\/s Serializer using clock doublers in 90 nm SiGe technology. IEEE J. Solid State Circuits 50(11), 2703\u20132713 (2015). https:\/\/doi.org\/10.1109\/JSSC.2015.2472600","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"2425_CR5","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1049\/ip-cds:20010170","volume":"148","author":"R Dayalu","year":"2001","unstructured":"R. Dayalu, Low-voltage low-power CMOS full adder. IET Proc. Circuits Dev. Syst. 148(1), 19\u201324 (2001). https:\/\/doi.org\/10.1049\/ip-cds:20010170","journal-title":"IET Proc. Circuits Dev. Syst."},{"issue":"12","key":"2425_CR6","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(12), 1309\u20131321 (2006). https:\/\/doi.org\/10.1109\/TVLSI.2006.887807","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2425_CR7","doi-asserted-by":"publisher","first-page":"5553","DOI":"10.1007\/s00034-021-01732-7","volume":"40","author":"PK Govindaswamy","year":"2021","unstructured":"P.K. Govindaswamy, V.S.R. Pasupureddi, A 2$$^7$$-1, 20-Gb\/s, Low-power, charge-steering half-rate PRBS generator in 1.2 V, 65 nm CMOS. Circuits Syst. Signal Proc. 40, 5553\u20135571 (2021). https:\/\/doi.org\/10.1007\/s00034-021-01732-7","journal-title":"Circuits Syst. Signal Proc."},{"key":"2425_CR8","doi-asserted-by":"publisher","unstructured":"P. K. Govindaswamy, V. S. R. Pasupureddi, A 2$$^7$$-1 low-power half-rate 16-Gb\/s charge-mode prbs generator in 1.2V, 65nm CMOS, In: 2020 IEEE Computer Society Annual Symp. on VLSI (ISVLSI), (2020), pp. 212\u2013215, https:\/\/doi.org\/10.1109\/ISVLSI49217.2020.00046","DOI":"10.1109\/ISVLSI49217.2020.00046"},{"key":"2425_CR9","doi-asserted-by":"publisher","unstructured":"J. Hallin, T. Kjellberg, T. Swahn, A 165-Gb\/s 4:1 multiplexer in InP DHBT technology, In: IEEE Compound Semiconductor International Circuit Symposium 2005. CSIC \u201905., Palm Springs, CA, USA, (2005), pp. 4 . https:\/\/doi.org\/10.1109\/CSICS.2005.1531833","DOI":"10.1109\/CSICS.2005.1531833"},{"key":"2425_CR10","doi-asserted-by":"publisher","unstructured":"L. Heller, W. Griffin, J. Davis, N. Thoma, Cascode voltage switch logic: a differential CMOS logic family, In: IEEE International Solid-State Circuits Conference Digest of Technical Papers, (1984), pp. 16\u201317, https:\/\/doi.org\/10.1109\/ISSCC.1984.1156629","DOI":"10.1109\/ISSCC.1984.1156629"},{"issue":"9","key":"2425_CR11","doi-asserted-by":"publisher","first-page":"1499","DOI":"10.1109\/TCSII.2020.3008567","volume":"67","author":"J Hu","year":"2020","unstructured":"J. Hu, Z. Zhang, Q. Pan, A $$15\\, Gb\/s 00037\\, mm^{2}$$ 0019 pJ\/Bit full-rate programmable multi-pattern pseudo-random binary sequence generator, IEEE Trans. Circuits Syst. II Exp. Briefs 67(9), 1499\u20131503 (2020). https:\/\/doi.org\/10.1109\/TCSII.2020.3008567","journal-title":"Circuits Syst. II Exp. Briefs"},{"issue":"6","key":"2425_CR12","doi-asserted-by":"publisher","first-page":"1413","DOI":"10.1109\/TVLSI.2020.2983850","volume":"28","author":"J Kandpal","year":"2020","unstructured":"J. Kandpal, A. Tomar, M. Agarwal, K.K. Sharma, High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(6), 1413\u20131422 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2020.2983850","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"2425_CR13","doi-asserted-by":"publisher","first-page":"2059","DOI":"10.1109\/JSSC.2019.2904172","volume":"54","author":"MM Khafaji","year":"2019","unstructured":"M.M. Khafaji, R. Henker, F. Ellinger, A 1 pJ\/bit 80 Gb\/s 2$$^{15}$$-1 PRBS generator with a modified Cherry-Hooper output driver. IEEE J. Solid-State Circuits 54(7), 2059\u20132069 (2019). https:\/\/doi.org\/10.1109\/JSSC.2019.2904172","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"2425_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2022.3233891","volume":"59","author":"F Khodayari","year":"2023","unstructured":"F. Khodayari, A. Amirany, M.H. Moaiyeri, K. Jafari, A variation-aware ternary true random number generator using magnetic tunnel junction at subcritical current regime. IEEE Trans. Magn. 59(3), 1\u20138 (2023). https:\/\/doi.org\/10.1109\/TMAG.2022.3233891","journal-title":"IEEE Trans. Magn."},{"key":"2425_CR15","doi-asserted-by":"publisher","unstructured":"J. K. Kim, J. Kim and D.K. Jeong \u201cA 20\u00a0Gb\/s full-rate 2$$^7$$-1 PRBS generator integrated with 20\u00a0GHz PLL in 0.13\u00a0$$\\mu $$m CMOS\u201d, In: IEEE Asian Solid-State Circuits Confernece, (2008). https:\/\/doi.org\/10.1109\/ASSCC.2008.4708768","DOI":"10.1109\/ASSCC.2008.4708768"},{"issue":"10","key":"2425_CR16","doi-asserted-by":"publisher","first-page":"2198","DOI":"10.1109\/JSSC.2006.878112","volume":"41","author":"E Laskin","year":"2006","unstructured":"E. Laskin, S.P. Voinigescu, A 60 mW per lane, 4$$\\times $$23 Gb\/s 2$$^7$$-1 PRBS generator. IEEE J. Solid State Circuits 41(10), 2198\u20132208 (2006). https:\/\/doi.org\/10.1109\/JSSC.2006.878112","journal-title":"IEEE J. Solid State Circuits"},{"key":"2425_CR17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105606","volume":"127","author":"M Morsali","year":"2022","unstructured":"M. Morsali, M.H. Moaiyeri, R. Rajaei, A process variation resilient spintronic true random number generator for highly reliable hardware security applications. Microelectron. J. 127, 105606 (2022)","journal-title":"Microelectron. J."},{"issue":"4","key":"2425_CR18","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1109\/TCAD.2009.2014006","volume":"28","author":"PK Meher","year":"2009","unstructured":"P.K. Meher, Extended sequential logic for synchronous circuit optimization and its applications. IEEE Trans. Comput. Aid. Des Int. Circuits Syst. 28(4), 469\u2013477 (2009). https:\/\/doi.org\/10.1109\/TCAD.2009.2014006","journal-title":"IEEE Trans. Comput. Aid. Des Int. Circuits Syst."},{"issue":"8","key":"2425_CR19","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/TVLSI.2018.2820999","volume":"26","author":"H Naseri","year":"2018","unstructured":"H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(8), 1481\u20131493 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2820999","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2425_CR20","doi-asserted-by":"publisher","unstructured":"H.J. Ng, R. Feger, A. Stelzer, A fully-integrated 77-GHz pseudo-random noise coded Doppler radar sensor with programmable sequence generators in SiGe technology, In: IEEE MTT-S International Microwave Symposium (IMS2014), Tampa, FL, USA, (2014), pp. 1\u20134, https:\/\/doi.org\/10.1109\/MWSYM.2014.6848382","DOI":"10.1109\/MWSYM.2014.6848382"},{"issue":"4","key":"2425_CR21","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1049\/ecej:19960205","volume":"45","author":"JJ O\u2019Reilly","year":"1975","unstructured":"J.J. O\u2019Reilly, Series-parallel generation of m-sequences. Radio Electron. Eng. 45(4), 171\u2013176 (1975). https:\/\/doi.org\/10.1049\/ecej:19960205","journal-title":"Radio Electron. Eng."},{"issue":"2","key":"2425_CR22","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1109\/JSSC.2015.2496782","volume":"51","author":"S Ray","year":"2016","unstructured":"S. Ray, M.M. Hella, A 10 Gb\/s Inductorless AGC amplifier With 40 dB linear variable gain control in 0.13 $$\\mu $$m CMOS. IEEE J. Solid-State Circuits 51(2), 440\u2013456 (2016). https:\/\/doi.org\/10.1109\/JSSC.2015.2496782","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"2425_CR23","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/MSSC.2015.2418155","volume":"7","author":"B Razavi","year":"2015","unstructured":"B. Razavi, The StrongARM latch [a circuit for all seasons]. IEEE Solid State Circuits Mag. 7(2), 12\u201317 (2015). https:\/\/doi.org\/10.1109\/MSSC.2015.2418155","journal-title":"IEEE Solid State Circuits Mag."},{"key":"2425_CR24","doi-asserted-by":"publisher","unstructured":"M. Sakare, A Quarter-Rate 2$$^7$$-1 pseudo-random binary sequence generator using interleaved architecture, In: 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), (2016), pp. 196\u2013201, https:\/\/doi.org\/10.1109\/VLSID.2016.35","DOI":"10.1109\/VLSID.2016.35"},{"issue":"8","key":"2425_CR25","doi-asserted-by":"publisher","first-page":"927","DOI":"10.1109\/TCSII.2016.2641582","volume":"64","author":"M Sakare","year":"2017","unstructured":"M. Sakare, A power and area efficient architecture of a PRBS generator with multiple outputs. IEEE Trans. Circuits Syst. II Exp. Briefs 64(8), 927\u2013931 (2017). https:\/\/doi.org\/10.1109\/TCSII.2016.2641582","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"2425_CR26","doi-asserted-by":"publisher","unstructured":"J. Savoj, A.A. Abbasfar, A. Amirkhany, B.W. Garlepp, M.A. Horowitz, A new technique for characterization of digital-to-analog converters in high-speed systems, In: IEEE Design, Automation & Test in Europe Conference & Exhibition, (2007) https:\/\/doi.org\/10.1109\/DATE.2007.364630","DOI":"10.1109\/DATE.2007.364630"},{"key":"2425_CR27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2750207","author":"G Scotti","year":"2017","unstructured":"G. Scotti, D. Bellizia, A. Trifiletti, G. Palumbo, Design of low voltage high-speed cml d-latches in nanometer CMOS technologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2750207","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"12","key":"2425_CR28","doi-asserted-by":"publisher","first-page":"3509","DOI":"10.1109\/TVLSI.2017.2750207","volume":"25","author":"G Scotti","year":"2017","unstructured":"G. Scotti, D. Bellizia, A. Trifiletti, G. Palumbo, Design of low-voltage high-speed cml d-latches in nanometer CMOS technologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(12), 3509\u20133520 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2750207","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2425_CR29","doi-asserted-by":"publisher","unstructured":"M. Singh, M. Sakare, S. Gupta, Testing of high-speed DACs using PRBS generation with Alternate-Bit-Tapping, In: Design, Automation & Test in Europe, Grenoble, France, (2011), pp. 1\u20136, https:\/\/doi.org\/10.1109\/DATE.2011.5763066","DOI":"10.1109\/DATE.2011.5763066"},{"key":"2425_CR30","doi-asserted-by":"publisher","unstructured":"M.K. Singh, P. Singh, D.M. Das and M. Sakare, A low power 8 $$\\times $$ 2$$^7-1$$ PRBS generator using Exclusive-OR gate merged D flip-flops, In: IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Lansing, MI, USA, (2021), pp. 779\u2013782, https:\/\/doi.org\/10.1109\/MWSCAS47672.2021.9531827","DOI":"10.1109\/MWSCAS47672.2021.9531827"},{"key":"2425_CR31","doi-asserted-by":"publisher","unstructured":"U. Singh, Lijun Li, M.M. Green, A 34Gb, s 2:1 MUX, CMU based on a distributed amplifier using 0.18, spl mu, m CMOS, In: Digest of Technical Papers, Symposium on VLSI Circuits, Kyoto. Japan 2005, pp. 132\u2013135 (2005). https:\/\/doi.org\/10.1109\/VLSIC.2005.1469350","DOI":"10.1109\/VLSIC.2005.1469350"},{"issue":"5","key":"2425_CR32","doi-asserted-by":"publisher","first-page":"432","DOI":"10.1109\/TCSII.2007.912696","volume":"55","author":"KJ Sham","year":"2008","unstructured":"K.J. Sham, S. Bommalingaiahnapallya, M.R. Ahmadi, R. Harjani, A 3 $$\\times $$ 5 Gb\/s multilane low-power 0.18 $$\\mu {{m}}^2$$ CMOS pseudo random bit sequence generator, IEEE Trans. Circuits Syst. II Exp. Briefs 55(5), 432\u2013436 (2008). https:\/\/doi.org\/10.1109\/TCSII.2007.912696","journal-title":"Circuits Syst. II Exp. Briefs"},{"key":"2425_CR33","doi-asserted-by":"publisher","unstructured":"T. Swahn, J. Hallin, T. Kjellberg, Design and Test of InP DHBT ICs for a 100 Gb\/s demonstrator system, In: International Conference on Indium Phosphide and Related Materials Conference Proceedings, Princeton, NJ, USA, (2006), pp. 79\u201384, https:\/\/doi.org\/10.1109\/ICIPRM.2006.1634116","DOI":"10.1109\/ICIPRM.2006.1634116"},{"issue":"6","key":"2425_CR34","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TCSI.2010.2103170","volume":"58","author":"DZ Turker","year":"2011","unstructured":"D.Z. Turker, S.P. Khatri, E. S\u00e1nchez-Sinencio, A DCVSL delay cell for fast low power frequency synthesis applications. IEEE Trans. Circuits Syst. I: Reg. Papers 58(6), 1225\u20131238 (2011). https:\/\/doi.org\/10.1109\/TCSI.2010.2103170","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Papers"},{"key":"2425_CR35","doi-asserted-by":"publisher","unstructured":"M.A. Valashani, S. Mirzakuchaki, A novel fast, low-power and high-performance XOR-XNOR cell, In: IEEE International Symposium on Circuits and Systems (ISCAS), (2016), pp. 694\u2013697, https:\/\/doi.org\/10.1109\/ISCAS.2016.7527335","DOI":"10.1109\/ISCAS.2016.7527335"},{"key":"2425_CR36","doi-asserted-by":"publisher","unstructured":"A.J. Vishnani, M.V. Dave, M.S. Baghini, D.K. Sharma, A fully on-chip throughput measurement system for multi-gigabits\/s on-chip interconnects, In: 3rd Asia Symposium on Quality Electronic Design (ASQED), Kuala Lumpur, Malaysia, (2011), pp. 119\u2013124, https:\/\/doi.org\/10.1109\/ASQED.2011.6111713","DOI":"10.1109\/ASQED.2011.6111713"},{"key":"2425_CR37","doi-asserted-by":"publisher","unstructured":"Y. Wang, M.D. Wei, R. Negra, Low Power, 11.8 Gbps 2$$^7$$-1 Pseudo-random bit sequence generator in 65 nm standard CMOS, In: 2019 26th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), (2019), pp. 318\u2013321, https:\/\/doi.org\/10.1109\/ICECS46596.2019.8965019","DOI":"10.1109\/ICECS46596.2019.8965019"},{"issue":"8","key":"2425_CR38","doi-asserted-by":"publisher","first-page":"1782","DOI":"10.1109\/TVLSI.2020.2996544","volume":"28","author":"M Yektaei","year":"2020","unstructured":"M. Yektaei, M.B.G. Ghoushchi, PDP and TPD flexible MCML and MTCML ultralow-power and high-speed structures for wireless and wireline applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(8), 1782\u20131795 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2020.2996544","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"2425_CR39","doi-asserted-by":"publisher","first-page":"2099","DOI":"10.1109\/TVLSI.2018.2834373","volume":"26","author":"K Zhu","year":"2018","unstructured":"K. Zhu, V. Saxena, From design to test: a high-speed PRBS. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(10), 2099\u20132107 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2834373","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02425-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02425-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02425-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,5]],"date-time":"2023-10-05T19:05:43Z","timestamp":1696532743000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02425-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,19]]},"references-count":39,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2023,11]]}},"alternative-id":["2425"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02425-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2023,6,19]]},"assertion":[{"value":"21 November 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 May 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 June 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 June 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"We have no conflict of interests\/competing interests to disclose.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of interest"}}]}}