{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T18:36:56Z","timestamp":1770748616623,"version":"3.50.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2023,8,4]],"date-time":"2023-08-04T00:00:00Z","timestamp":1691107200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,8,4]],"date-time":"2023-08-04T00:00:00Z","timestamp":1691107200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"Department of Science and Technology, India","award":["INT\/Korea\/JNC\/CPS"],"award-info":[{"award-number":["INT\/Korea\/JNC\/CPS"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1007\/s00034-023-02469-1","type":"journal-article","created":{"date-parts":[[2023,8,4]],"date-time":"2023-08-04T16:00:36Z","timestamp":1691164836000},"page":"7596-7614","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Hybrid ADDer: A Viable Solution for Efficient Design of MAC in DNNs"],"prefix":"10.1007","volume":"42","author":[{"given":"Vasundhara","family":"Trivedi","sequence":"first","affiliation":[]},{"given":"Khushbu","family":"Lalwani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1046-9457","authenticated-orcid":false,"given":"Gopal","family":"Raut","sequence":"additional","affiliation":[]},{"given":"Avikshit","family":"Khomane","sequence":"additional","affiliation":[]},{"given":"Neha","family":"Ashar","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4223-0077","authenticated-orcid":false,"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,8,4]]},"reference":[{"key":"2469_CR1","doi-asserted-by":"crossref","unstructured":"F. Albu, J. Kadlec, C. Softley, R. Matousek, A. Hermanek, N. Coleman, and A. Fagan, Implementation of (normalised) RLS lattice on virtex, in Field-programmable logic and applications: 11th international conference, FPL, Belfast, Northern Ireland, UK, August 27\u201329, 2001 Proceedings 11 (Springer, Berlin Heidelberg, 2001), pp. 91\u2013100","DOI":"10.1007\/3-540-44687-7_10"},{"issue":"4","key":"2469_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3527156","volume":"55","author":"G Armeniakos","year":"2022","unstructured":"G. Armeniakos, G. Zervakis, D. Soudris, J. Henkel, Hardware approximate techniques for deep neural network accelerators: a survey. ACM Comput. Surv. 55(4), 1\u201336 (2022)","journal-title":"ACM Comput. Surv."},{"key":"2469_CR3","doi-asserted-by":"publisher","unstructured":"H. Chhajed, G. Raut, N. Dhakad, S. Vishwakarma, S.K. Vishvakarma, Bitmac: bit-serial computation-based efficient multiply-accumulate unit for DNN accelerator. Circuits Syst. Signal Process. 41, 2045\u20132060 (2022). https:\/\/doi.org\/10.1007\/s00034-021-01873-9","DOI":"10.1007\/s00034-021-01873-9"},{"issue":"11","key":"2469_CR4","first-page":"1332","volume":"64","author":"Y Choi","year":"2017","unstructured":"Y. Choi, D. Bae, J. Sim, S. Choi, M. Kim, L.S. Kim, Energy-efficient design of processing element for convolutional neural network. IEEE Trans. Circuits Syst. II Express Br. 64(11), 1332\u20131336 (2017)","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"issue":"7","key":"2469_CR5","doi-asserted-by":"publisher","first-page":"702","DOI":"10.1109\/12.863040","volume":"49","author":"JN Coleman","year":"2000","unstructured":"J.N. Coleman, E.I. Chester, C.I. Softley, J. Kadlec, Arithmetic on the European logarithmic microprocessor. IEEE Trans. Comput. 49(7), 702\u2013715 (2000)","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"2469_CR6","doi-asserted-by":"publisher","first-page":"1595","DOI":"10.1109\/TVLSI.2018.2822278","volume":"26","author":"A Dalloo","year":"2018","unstructured":"A. Dalloo, A. Najafi, A. Garcia-Ortiz, Systematic design of an approximate adder: the optimized lower part constant-OR adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(8), 1595\u20131599 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2469_CR7","doi-asserted-by":"crossref","unstructured":"P. Dhar, S. Guha, T. Biswas, M.Z. Abedin, A system design for license plate recognition by using edge detection and convolution neural network, in 2018 International Conference on Computer, Communication, Chemical, Material and Electronic Engineering (IC4ME2) (IEEE, 2018), pp. 1\u20134","DOI":"10.1109\/IC4ME2.2018.8465630"},{"key":"2469_CR8","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/OJCAS.2020.3007334","volume":"1","author":"FUD Farrukh","year":"2020","unstructured":"F.U.D. Farrukh, C. Zhang, Y. Jiang, Z. Zhang, Z. Wang, Z. Wang, H. Jiang, Power efficient tiny yolo CNN using reduced hardware resources based on booth multiplier and Wallace tree adders. IEEE Open J. Circuits Syst. 1, 76\u201387 (2020)","journal-title":"IEEE Open J. Circuits Syst."},{"key":"2469_CR9","unstructured":"S. Han, H. Mao, W.J. Dally, Deep compression: compressing deep neural networks with pruning, trained quantization and Huffman coding. arXiv preprint arXiv:1510.00149 (2015)"},{"key":"2469_CR10","unstructured":"D. Harris, S. Harris, Digital Design and Computer Architecture (Morgan Kaufmann, 2010)"},{"key":"2469_CR11","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, S. Kang. Accuracy-configurable adder for approximate arithmetic designs, in Proceedings of the 49th Annual Design Automation Conference (2012), pp. 820\u2013825","DOI":"10.1145\/2228360.2228509"},{"key":"2469_CR12","doi-asserted-by":"crossref","unstructured":"Y. Kim, Y. Zhang, P. Li, An energy-efficient approximate adder with carry skip for error-resilient neuromorphic VLSI systems, in 2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (IEEE, 2013), pp. 130\u2013137","DOI":"10.1109\/ICCAD.2013.6691108"},{"key":"2469_CR13","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1016\/j.neucom.2011.09.039","volume":"96","author":"U Lotri\u010d","year":"2012","unstructured":"U. Lotri\u010d, P. Buli\u0107, Applicability of approximate multipliers in hardware neural networks. Neurocomputing 96, 57\u201365 (2012)","journal-title":"Neurocomputing"},{"issue":"7","key":"2469_CR14","doi-asserted-by":"publisher","first-page":"1354","DOI":"10.1109\/TVLSI.2018.2815603","volume":"26","author":"Y Ma","year":"2018","unstructured":"Y. Ma, Y. Cao, S. Vrudhula, J.S. Seo, Optimizing the convolution operation to accelerate deep neural networks on FPGA. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(7), 1354\u20131367 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2469_CR15","doi-asserted-by":"crossref","unstructured":"T. Mendez, S.G. Nayak, Performance evaluation of fault-tolerant approximate adder, in 2022 6th International Conference on Devices, Circuits and Systems (ICDCS) (IEEE, 2022), pp. 1\u20135","DOI":"10.1109\/ICDCS54290.2022.9780792"},{"issue":"4","key":"2469_CR16","first-page":"1","volume":"48","author":"S Mittal","year":"2016","unstructured":"S. Mittal, A survey of techniques for approximate computing. ACM Comput. Surv. (CSUR) 48(4), 1\u201333 (2016)","journal-title":"ACM Comput. Surv. (CSUR)"},{"key":"2469_CR17","doi-asserted-by":"crossref","unstructured":"V. Mrazek, S.S. Sarwar, L. Sekanina, Z. Vasicek, K. Roy, Design of power-efficient approximate multipliers for approximate artificial neural networks, in 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (IEEE, 2016), pp. 1\u20137","DOI":"10.1145\/2966986.2967021"},{"issue":"3","key":"2469_CR18","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/JETCAS.2020.3022920","volume":"10","author":"SM Nabavinejad","year":"2020","unstructured":"S.M. Nabavinejad, M. Baharloo, K.C. Chen, M. Palesi, T. Kogel, M. Ebrahimi, An overview of efficient interconnection networks for deep neural network accelerators. IEEE J. Emerging Sel.Top. Circuits Syst. 10(3), 268\u2013282 (2020)","journal-title":"IEEE J. Emerging Sel.Top. Circuits Syst."},{"issue":"7","key":"2469_CR19","doi-asserted-by":"publisher","first-page":"2950","DOI":"10.1109\/TCSI.2021.3073177","volume":"68","author":"G Park","year":"2021","unstructured":"G. Park, J. Kung, Y. Lee, Design and analysis of approximate compressors for balanced error accumulation in MAC operator. IEEE Trans. Circuits Syst. I Regul. Pap. 68(7), 2950\u20132961 (2021)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"2469_CR20","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/3140659.3080254","volume":"45","author":"A Parashar","year":"2017","unstructured":"A. Parashar, M. Rhu, A. Mukkara, A. Puglielli, R. Venkatesan, B. Khailany, J. Emer, S.W. Keckler, W.J. Dally, SCNN: an accelerator for compressed-sparse convolutional neural networks. ACM SIGARCH Comput. Arch. News 45(2), 27\u201340 (2017)","journal-title":"ACM SIGARCH Comput. Arch. News"},{"key":"2469_CR21","doi-asserted-by":"crossref","unstructured":"B.S. Prabakaran, S. Rehman, M.A. Hanif, S. Ullah, G. Mazaheri, A. Kumar, M. Shafique, DeMAS: an efficient design methodology for building approximate adders for FPGA-based systems, in 2018 Design, Automation and Test in Europe Conference and Exhibition (DATE) (IEEE, 2018), pp. 917\u2013920","DOI":"10.23919\/DATE.2018.8342140"},{"issue":"2","key":"2469_CR22","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1109\/TVLSI.2010.2101621","volume":"20","author":"B Ramkumar","year":"2011","unstructured":"B. Ramkumar, H.M. Kittur, Low-power and area-efficient carry select adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 371\u2013375 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2469_CR23","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1016\/j.neucom.2021.11.018","volume":"486","author":"G Raut","year":"2022","unstructured":"G. Raut, A. Biasizzo, N. Dhakad, N. Gupta, G. Papa, S.K. Vishvakarma, Data multiplexed and hardware reused architecture for deep neural network accelerator. Neurocomputing 486, 147\u2013159 (2022)","journal-title":"Neurocomputing"},{"key":"2469_CR24","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1109\/OJCAS.2020.3042743","volume":"2","author":"G Raut","year":"2021","unstructured":"G. Raut, S. Rai, S.K. Vishvakarma, A. Kumar, RECON: resource-efficient CORDIC-based neuron architecture. IEEE Open J. Circuits Syst. 2, 170\u2013181 (2021)","journal-title":"IEEE Open J. Circuits Syst."},{"issue":"6","key":"2469_CR25","doi-asserted-by":"publisher","first-page":"2137","DOI":"10.1109\/TCSI.2019.2892588","volume":"66","author":"LB Soares","year":"2019","unstructured":"L.B. Soares, M.M.A. da Rosa, C.M. Diniz, E.A.C. da Costa, S. Bampi, Design methodology to explore hybrid approximate adders for energy-efficient image and video processing accelerators. IEEE Trans. Circuits Syst. I Regul. Pap. 66(6), 2137\u20132150 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"12","key":"2469_CR26","doi-asserted-by":"publisher","first-page":"2295","DOI":"10.1109\/JPROC.2017.2761740","volume":"105","author":"V Sze","year":"2017","unstructured":"V. Sze, Y.H. Chen, T.J. Yang, J.S. Emer, Efficient processing of deep neural networks: a tutorial and survey. Proc. IEEE 105(12), 2295\u20132329 (2017)","journal-title":"Proc. IEEE"},{"issue":"2","key":"2469_CR27","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1109\/TCAD.2021.3056337","volume":"41","author":"S Ullah","year":"2021","unstructured":"S. Ullah, S. Rehman, M. Shafique, A. Kumar, High-performance accurate and approximate multipliers for FPGA-based hardware accelerators. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(2), 211\u2013224 (2021)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"5","key":"2469_CR28","doi-asserted-by":"publisher","first-page":"1782","DOI":"10.1109\/TVLSI.2016.2643639","volume":"25","author":"S Venkatachalam","year":"2017","unstructured":"S. Venkatachalam, S.B. Ko, Design of power and area-efficient approximate multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(5), 1782\u20131786 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2469_CR29","first-page":"1","volume":"10","author":"IC Wey","year":"2012","unstructured":"I.C. Wey, C.C. Ho, Y.S. Lin, C.C. Peng, An area-efficient carry select adder design by sharing the common Boolean logic term. Proc. IMECS 10, 1\u20134 (2012)","journal-title":"Proc. IMECS"},{"key":"2469_CR30","doi-asserted-by":"crossref","unstructured":"T. Yang, T. Ukezono, T. Sato, A low-power configurable adder for approximate applications, in 2018 19th International Symposium on Quality Electronic Design (ISQED) (IEEE, 2018), pp. 347\u2013352","DOI":"10.1109\/ISQED.2018.8357311"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02469-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02469-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02469-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,17]],"date-time":"2023-10-17T15:10:29Z","timestamp":1697555429000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02469-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,4]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2023,12]]}},"alternative-id":["2469"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02469-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8,4]]},"assertion":[{"value":"2 April 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 July 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 July 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 August 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"There is no conflict of interest from the authors.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}