{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:41Z","timestamp":1740135761468,"version":"3.37.3"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62104193","62271389"],"award-info":[{"award-number":["62104193","62271389"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Scientific Research Program of Shaanxi Provincial Department of Education","award":["22JY058"],"award-info":[{"award-number":["22JY058"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1007\/s00034-023-02531-y","type":"journal-article","created":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T19:02:42Z","timestamp":1698174162000},"page":"1339-1365","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An 11-bit Nyquist SAR-VCO Hybrid ADC with a Reused Ring-VCO for Power Reduction"],"prefix":"10.1007","volume":"43","author":[{"given":"Xin","family":"Xin","sequence":"first","affiliation":[]},{"given":"Chang","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0697-1049","authenticated-orcid":false,"given":"Xingyuan","family":"Tong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,10,24]]},"reference":[{"key":"2531_CR1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3279669","author":"I Bhattacharjee","year":"2023","unstructured":"I. Bhattacharjee, G. Chowdary, A 0.45 mV\/V line regulation, 0.6 V output voltage, reference-integrated, error amplifier-less LDO with a 5-transistor regulation core. IEEE J. Solid-State Circuits (2023). https:\/\/doi.org\/10.1109\/JSSC.2023.3279669","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"2531_CR2","doi-asserted-by":"publisher","first-page":"968","DOI":"10.1109\/JSSC.2018.2885554","volume":"54","author":"Z Ding","year":"2019","unstructured":"Z. Ding, X. Zhou, Q. Li, A 0.5\u20131.1-V adaptive bypassing SAR ADC utilizing the oscillation-cycle information of a VCO-based comparator. IEEE J. Solid-State Circuits 54(4), 968\u2013977 (2019). https:\/\/doi.org\/10.1109\/JSSC.2018.2885554","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"2531_CR3","doi-asserted-by":"publisher","first-page":"734","DOI":"10.1109\/TCSII.2011.2168015","volume":"58","author":"A Gupta","year":"2011","unstructured":"A. Gupta, K. Nagaraj, T. Viswanathan, A two-stage ADC architecture with VCO-based second stage. IEEE Trans. Circuits Syst. II Express Briefs 58(11), 734\u2013738 (2011). https:\/\/doi.org\/10.1109\/TCSII.2011.2168015","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"10","key":"2531_CR4","doi-asserted-by":"publisher","first-page":"2763","DOI":"10.1109\/JSSC.2018.2862880","volume":"53","author":"S Hsieh","year":"2018","unstructured":"S. Hsieh, C. Kao, C. Hsieh, A 0.5-V 12-bit SAR ADC using adaptive time-domain comparator with noise optimization. IEEE J. Solid-State Circuits 53(10), 2763\u20132771 (2018). https:\/\/doi.org\/10.1109\/JSSC.2018.2862880","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"24","key":"2531_CR5","doi-asserted-by":"publisher","first-page":"1395","DOI":"10.1049\/el:20062871","volume":"42","author":"W Huang","year":"2006","unstructured":"W. Huang, S. Liu, Sub-1 V capacitor-free low-dropout regulator. Electron. Lett. 42(24), 1395\u20131396 (2006). https:\/\/doi.org\/10.1049\/el:20062871","journal-title":"Electron. Lett."},{"key":"2531_CR6","doi-asserted-by":"publisher","first-page":"3125","DOI":"10.1007\/s00034-020-01643-z","volume":"40","author":"M Hu","year":"2021","unstructured":"M. Hu, J. Jin, Y. Guo et al., A power-efficient SAR ADC with optimized timing-redistribution asynchronous SAR logic in 40-nm CMOS. Circuits Syst. Signal Process. 40, 3125\u20133142 (2021). https:\/\/doi.org\/10.1007\/s00034-020-01643-z","journal-title":"Circuits Syst. Signal Process."},{"key":"2531_CR7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105588","volume":"129","author":"M Jian","year":"2022","unstructured":"M. Jian, J. Zheng, X. Kong et al., A 12-bit SAR ADC with a reversible VCM-based capacitor switching scheme. Microelectron. J. 129, 105588 (2022). https:\/\/doi.org\/10.1016\/j.mejo.2022.105588","journal-title":"Microelectron. J."},{"issue":"1","key":"2531_CR8","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","volume":"57","author":"J Kim","year":"2010","unstructured":"J. Kim, T. Jang, Y. Yoon et al., Analysis and design of voltage-controlled oscillator based analog-to-digital converter. IEEE Trans. Circuits Syst. I Regul. Pap. 57(1), 18\u201330 (2010). https:\/\/doi.org\/10.1109\/TCSI.2009.2018928","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"3","key":"2531_CR9","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1109\/JSSC.2010.2102590","volume":"46","author":"S Lee","year":"2011","unstructured":"S. Lee, S. Park, H. Park et al., A 21 fJ\/conversion-step 100 kS\/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface. IEEE J. Solid-State Circuits 46(3), 651\u2013659 (2011). https:\/\/doi.org\/10.1109\/JSSC.2010.2102590","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"10","key":"2531_CR10","doi-asserted-by":"publisher","first-page":"4038","DOI":"10.1109\/TCSII.2022.3186064","volume":"69","author":"H Li","year":"2022","unstructured":"H. Li, Y. Shen, E. Cantatore et al., Small-area SAR ADCs with a compact unit-length DAC layout. IEEE Trans. Circuits Syst. II Express Briefs 69(10), 4038\u20134042 (2022). https:\/\/doi.org\/10.1109\/TCSII.2022.3186064","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"7","key":"2531_CR11","doi-asserted-by":"publisher","first-page":"1940","DOI":"10.1109\/JSSC.2017.2693244","volume":"52","author":"S Li","year":"2017","unstructured":"S. Li, A. Mukherjee, N. Sun, A 174.3-dB FoM VCO-based CT \u2206\u03a3 modulator with a fully-digital phase extended quantizer and tri-level resistor DAC in 130-nm CMOS. IEEE J. Solid-State Circuits 52(7), 1940\u20131952 (2017). https:\/\/doi.org\/10.1109\/JSSC.2017.2693244","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"2531_CR12","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/TCSII.2020.3008260","volume":"68","author":"Y Luo","year":"2021","unstructured":"Y. Luo, M. Ortmanns, Input referred noise of VCO-based comparators. IEEE Trans. Circuits Syst. II Express Briefs 68(1), 82\u201386 (2021). https:\/\/doi.org\/10.1109\/TCSII.2020.3008260","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"11","key":"2531_CR13","doi-asserted-by":"publisher","first-page":"1873","DOI":"10.1002\/cta.2852","volume":"48","author":"M Momeni","year":"2020","unstructured":"M. Momeni, M. Yavari, Shifting the sampled input signal in successive approximation register analog-to-digital converters to reduce the digital-to-analog converter switching energy and area. Int. J. Circuit Theory Appl. 48(11), 1873\u20131886 (2020). https:\/\/doi.org\/10.1002\/cta.2852","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"9","key":"2531_CR14","doi-asserted-by":"publisher","first-page":"2948","DOI":"10.1109\/TCSI.2020.2987697","volume":"67","author":"C-C Peng","year":"2020","unstructured":"C.-C. Peng, T. Chu, A 10.7b 300MS\/s Two-step digital-slope ADC in 65\u00a0nm CMOS. IEEE Trans. Circuits Syst. I: Regul. Papers 67(9), 2948\u20132959 (2020). https:\/\/doi.org\/10.1109\/TCSI.2020.2987697","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Papers"},{"issue":"8","key":"2531_CR15","doi-asserted-by":"publisher","first-page":"1292","DOI":"10.1109\/TCSII.2018.2884569","volume":"66","author":"F Pepe","year":"2019","unstructured":"F. Pepe, P. Andreani, An accurate analysis of phase noise in CMOS ring oscillators. IEEE Trans. Circuits Syst. II Express Briefs 66(8), 1292\u20131296 (2019). https:\/\/doi.org\/10.1109\/TCSII.2018.2884569","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"2","key":"2531_CR16","doi-asserted-by":"publisher","first-page":"599","DOI":"10.1109\/TCSI.2021.3123057","volume":"69","author":"\u00d3 Pereira-Rial","year":"2022","unstructured":"\u00d3. Pereira-Rial, P. L\u00f3pez, J. Carrillo, 0.6-V-VIN 7.0-nA-IQ 0.75-mA-IL CMOS capacitor-less LDO for low-voltage micro-energy-harvested supplies. IEEE Trans. Circuits Syst. I Regul. Pap. 69(2), 599\u2013608 (2022). https:\/\/doi.org\/10.1109\/TCSI.2021.3123057","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"7","key":"2531_CR17","doi-asserted-by":"publisher","first-page":"2722","DOI":"10.1109\/TCSI.2023.3267067","volume":"70","author":"A Petrie","year":"2023","unstructured":"A. Petrie, Y. Song, W. Kinnison et al., A 0.2-V 10-Bit 5-kHz SAR ADC with dynamic bulk biasing and ultra-low-supply-voltage comparator. IEEE Trans. Circuits Syst. I Regul. Pap. 70(7), 2722\u20132733 (2023). https:\/\/doi.org\/10.1109\/TCSI.2023.3267067","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2531_CR18","doi-asserted-by":"publisher","first-page":"5352","DOI":"10.1007\/s00034-020-01437-3","volume":"39","author":"S Polineni","year":"2020","unstructured":"S. Polineni, M. Bhat, S. Rekha, A switched capacitor-based SAR ADC employing a passive reference charge sharing and charge accumulation technique. Circuits Syst. Signal Process. 39, 5352\u20135370 (2020). https:\/\/doi.org\/10.1007\/s00034-020-01437-3","journal-title":"Circuits Syst. Signal Process."},{"issue":"7","key":"2531_CR19","doi-asserted-by":"publisher","first-page":"499","DOI":"10.1049\/el.2013.3451","volume":"50","author":"E Rahimi","year":"2014","unstructured":"E. Rahimi, M. Yavari, Energy-efficient high-accuracy switching method for SAR ADCs. IET Electron. Lett. 50(7), 499\u2013501 (2014). https:\/\/doi.org\/10.1049\/el.2013.3451","journal-title":"IET Electron. Lett."},{"issue":"4","key":"2531_CR20","doi-asserted-by":"publisher","first-page":"950","DOI":"10.1109\/JSSC.2013.2293753","volume":"49","author":"S Rao","year":"2014","unstructured":"S. Rao, K. Reddy, B. Young et al., A deterministic digital background calibration technique for VCO-based ADCs. IEEE J. Solid-State Circuits 49(4), 950\u2013960 (2014). https:\/\/doi.org\/10.1109\/JSSC.2013.2293753","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2531_CR21","doi-asserted-by":"publisher","unstructured":"K. Reddy, S. Dey, S. Rao, et al. A 54 mw 12 GS\/s 715 dB SNDR 50 MHz BW VCO-based CT ADC using dual phase\/frequency feedback in 65 nm CMOS, in Proceedings of the Symposium on VLSI Circuits (VLSI Circuits), pp. C256\u2013C257 (2015). Doi: https:\/\/doi.org\/10.1109\/VLSIC.2015.7231278","DOI":"10.1109\/VLSIC.2015.7231278"},{"key":"2531_CR22","doi-asserted-by":"publisher","unstructured":"A. Sanyal, K. Ragab, L. Chen, et al. A hybrid SAR-VCO \u0394\u03a3 ADC with first-order noise shaping, in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, San Jose, pp. 1\u20134 (2014). Doi: https:\/\/doi.org\/10.1109\/CICC.2014.6946082","DOI":"10.1109\/CICC.2014.6946082"},{"issue":"7","key":"2531_CR23","doi-asserted-by":"publisher","first-page":"1966","DOI":"10.1109\/JSSC.2017.2693237","volume":"52","author":"A Sanyal","year":"2017","unstructured":"A. Sanyal, N. Sun, An energy-efficient hybrid SAR-VCO \u0394\u03a3 capacitance-to-digital converter in 40-nm CMOS. IEEE J. Solid-State Circuits 52(7), 1966\u20131976 (2017). https:\/\/doi.org\/10.1109\/JSSC.2017.2693237","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"10","key":"2531_CR24","doi-asserted-by":"publisher","first-page":"3965","DOI":"10.1109\/TCSI.2022.3184010","volume":"69","author":"Y Shen","year":"2022","unstructured":"Y. Shen, X. Tang, X. Xin et al., A 10-bit 100-MS\/s SAR ADC with always-on reference ripple cancellation. IEEE Trans. Circuits Syst. I Regul. Pap. 69(10), 3965\u20133975 (2022). https:\/\/doi.org\/10.1109\/TCSI.2022.3184010","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"4","key":"2531_CR25","doi-asserted-by":"publisher","first-page":"805","DOI":"10.1109\/JSSC.2008.917500","volume":"43","author":"M Straayer","year":"2008","unstructured":"M. Straayer, M. Perrott, A 12-Bit, 10-MHz bandwidth, continuous-time \u03a3\u0394 ADC with a 5-Bit, 950-MS\/s VCO-based quantizer. IEEE J. Solid-State Circuits 43(4), 805\u2013814 (2008). https:\/\/doi.org\/10.1109\/JSSC.2008.917500","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"2531_CR26","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/TCSII.2018.2833866","volume":"66","author":"Y Xie","year":"2019","unstructured":"Y. Xie, Y. Liang, M. Liu et al., A 10-Bit 5 MS\/s VCO-SAR ADC in 0.18-\u03bcm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 66(1), 26\u201330 (2019). https:\/\/doi.org\/10.1109\/TCSII.2018.2833866","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2531_CR27","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1016\/j.mejo.2018.11.017","volume":"83","author":"X Xin","year":"2018","unstructured":"X. Xin, J. Cai, T. Chen et al., A 0.4-V 10-bit 10-KS\/s SAR ADC in 0.18\u00a0um CMOS for low energy wireless senor network chip. Microelectron. J. 83, 104\u2013106 (2018). https:\/\/doi.org\/10.1016\/j.mejo.2018.11.017","journal-title":"Microelectron. J."},{"issue":"6","key":"2531_CR28","doi-asserted-by":"publisher","first-page":"2293","DOI":"10.1109\/TCSI.2023.3260085","volume":"70","author":"X Xin","year":"2023","unstructured":"X. Xin, L. Shen, X. Tang et al., A power-efficient 13-Tap FIR filter and an IIR filter embedded in a 10-Bit SAR ADC. IEEE Trans. Circuits Syst. I Regul. Pap. 70(6), 2293\u20132305 (2023). https:\/\/doi.org\/10.1109\/TCSI.2023.3260085","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2531_CR29","doi-asserted-by":"publisher","unstructured":"K. Yoshioka and H. Ishikuro. A 13b SAR ADC with eye-opening VCO based comparator, in ESSCIRC 2014\u201440th European Solid State Circuits Conference (ESSCIRC), Venice Lido, pp. 411\u2013414 (2014).Doi: https:\/\/doi.org\/10.1109\/ESSCIRC.2014. 6942109","DOI":"10.1109\/ESSCIRC.2014"},{"issue":"12","key":"2531_CR30","doi-asserted-by":"publisher","first-page":"2143","DOI":"10.1109\/TVLSI.2021.3119691","volume":"29","author":"K Yoshioka","year":"2021","unstructured":"K. Yoshioka, VCO-based comparator: A fully adaptive noise scaling comparator for high-precision and low-power SAR ADCs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 29(12), 2143\u20132152 (2021). https:\/\/doi.org\/10.1109\/TVLSI.2021.3119691","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2531_CR31","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2022.154422","volume":"157","author":"M Yousefirad","year":"2022","unstructured":"M. Yousefirad, M. Yavari, A fully dynamic third-order EF-CIFF noise-shaping SAR ADC with NTF zeros optimization and passive integration. Int. J. Electron. Commun. 157, 154422 (2022). https:\/\/doi.org\/10.1016\/j.aeue.2022.154422","journal-title":"Int. J. Electron. Commun."},{"issue":"1","key":"2531_CR32","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/TCSII.2017.2676048","volume":"65","author":"T Yousefi","year":"2018","unstructured":"T. Yousefi, A. Dabbaghian, M. Yavari, An energy-efficient DAC switching method for SAR ADCs. IEEE Trans. Circuits Syst. -II: Express Briefs 65(1), 41\u201345 (2018). https:\/\/doi.org\/10.1109\/TCSII.2017.2676048","journal-title":"IEEE Trans. Circuits Syst. -II: Express Briefs"},{"issue":"8","key":"2531_CR33","doi-asserted-by":"publisher","first-page":"1604","DOI":"10.1109\/TCSI.2012.2206506","volume":"59","author":"S Zaliasl","year":"2012","unstructured":"S. Zaliasl, S. Saxena, P. Hanumolu et al., A 12.5-bit 4 MHz 13.8 mW MASH \u2206\u03a3 modulator with multirated VCO-based ADC. IEEE Trans. Circuits Syst. I Regul. Pap. 59(8), 1604\u20131613 (2012). https:\/\/doi.org\/10.1109\/TCSI.2012.2206506","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"12","key":"2531_CR34","doi-asserted-by":"publisher","first-page":"3396","DOI":"10.1109\/JSSC.2019.2938450","volume":"54","author":"M Zhang","year":"2019","unstructured":"M. Zhang, C. Chan, Y. Zhu et al., A 0.6-V 13-bit 20-MS\/s two-step TDC-assisted SAR ADC with PVT tracking and speed-enhanced techniques. IEEE J. Solid-State Circuits 54(12), 3396\u20133409 (2019). https:\/\/doi.org\/10.1109\/JSSC.2019.2938450","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2531_CR35","doi-asserted-by":"publisher","first-page":"105868","DOI":"10.1016\/j.mejo.2023.105868","volume":"139","author":"Z Zhang","year":"2023","unstructured":"Z. Zhang, M. Cheng, Y. Yu et al., A 0.053 mm2 10-bit 10-ks\/s 40-nW SAR ADC with pseudo single ended switching procedure for bio-related applications. Microelectron. J. 139, 105868 (2023). https:\/\/doi.org\/10.1016\/j.mejo.2023.105868","journal-title":"Microelectron. J."},{"issue":"2","key":"2531_CR36","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1109\/TCSII.2021.3104215","volume":"69","author":"X Zhou","year":"2022","unstructured":"X. Zhou, X. Gui, M. Gusev et al., A 12-bit 20-kS\/s 640-nW SAR ADC with a VCDL-based open-loop time-domain comparator. IEEE Trans. Circuits Syst. II Express Briefs 69(2), 359\u2013363 (2022). https:\/\/doi.org\/10.1109\/TCSII.2021.3104215","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"6","key":"2531_CR37","doi-asserted-by":"publisher","first-page":"1565","DOI":"10.1109\/JSSC.2019.2950188","volume":"55","author":"Z Zhu","year":"2020","unstructured":"Z. Zhu, X. Zhou, Y. Du et al., A 14-bit 4-MS\/s VCO-based SAR ADC with deep metastability facilitated mismatch calibration. IEEE J. Solid-State Circuits 55(6), 1565\u20131576 (2020). https:\/\/doi.org\/10.1109\/JSSC.2019.2950188","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02531-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02531-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02531-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T22:19:11Z","timestamp":1709245151000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02531-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,3]]}},"alternative-id":["2531"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02531-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2023,10,24]]},"assertion":[{"value":"19 April 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 September 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 October 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 October 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}