{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T00:00:21Z","timestamp":1776297621967,"version":"3.50.1"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T00:00:00Z","timestamp":1702944000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T00:00:00Z","timestamp":1702944000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1007\/s00034-023-02559-0","type":"journal-article","created":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T14:02:22Z","timestamp":1702994542000},"page":"2288-2319","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Power\u2013Area-Optimized Approximate Multiplier Design for Image Fusion"],"prefix":"10.1007","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4240-2177","authenticated-orcid":false,"given":"Garima","family":"Thakur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harsh","family":"Sohal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7538-0584","authenticated-orcid":false,"given":"Shruti","family":"Jain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,12,19]]},"reference":[{"issue":"2","key":"2559_CR1","first-page":"1105","volume":"10","author":"M Ahmadinejad","year":"2021","unstructured":"M. Ahmadinejad, M.H. Moaiyeri, Energy- and quality-efficient approximate multipliers for neural network and image processing applications. IEEE Trans. Emerg. Top. Comput. 10(2), 1105\u20131116 (2021)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"4","key":"2559_CR2","doi-asserted-by":"publisher","first-page":"1352","DOI":"10.1109\/TVLSI.2016.2643003","volume":"25","author":"O Akbari","year":"2017","unstructured":"O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(4), 1352\u20131361 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"2559_CR3","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/LES.2017.2778341","volume":"10","author":"I Alouani","year":"2018","unstructured":"I. Alouani, H. Ahangari, O. Ozturk, S. Niar, A novel heterogeneous approximate multiplier for low power and high performance. IEEE Embed. Syst. Lett. 10(2), 45\u201348 (2018)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"2559_CR4","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/JETCAS.2018.2832204","volume":"8","author":"MS Ansari","year":"2018","unstructured":"M.S. Ansari, H. Jiang, B.F. Cockburn, J. Han, Low-power approximate multipliers using encoded partial products and approximate compressors. IEEE J. Emerg. Select. Top. Circuits Syst. 8, 404\u2013416 (2018)","journal-title":"IEEE J. Emerg. Select. Top. Circuits Syst."},{"key":"2559_CR5","doi-asserted-by":"publisher","first-page":"103009","DOI":"10.1016\/j.micpro.2020.103009","volume":"74","author":"VJ Arulkarthick","year":"2020","unstructured":"V.J. Arulkarthick, A. Rathinaswamy, Delay and area efficient approximate multiplier using reverse carry propagate full adder. Microprocess. Microsyst. 74, 103009 (2020)","journal-title":"Microprocess. Microsyst."},{"key":"2559_CR6","doi-asserted-by":"publisher","first-page":"4726","DOI":"10.1109\/ACCESS.2018.2889110","volume":"7","author":"T Ayhan","year":"2019","unstructured":"T. Ayhan, M. Altun, Circuit aware approximate system design with case studies in image processing and neural networks. IEEE Access 7, 4726\u20134734 (2019)","journal-title":"IEEE Access"},{"issue":"1","key":"2559_CR7","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/LES.2017.2746084","volume":"10","author":"M Ha","year":"2018","unstructured":"M. Ha, S. Lee, Multipliers with approximate 4\u20132 compressors and error recovery modules. IEEE Embed. Syst. Lett. 10(1), 6\u20139 (2018)","journal-title":"IEEE Embed. Syst. Lett."},{"issue":"2","key":"2559_CR8","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/LES.2021.3113005","volume":"14","author":"UA Kumar","year":"2022","unstructured":"U.A. Kumar, S.K. Chatterjee, S.E. Ahmed, Low-power compressor-based approximate multipliers with error correcting module. IEEE Embed. Syst. Lett. 14(2), 59\u201362 (2022)","journal-title":"IEEE Embed. Syst. Lett."},{"issue":"6","key":"2559_CR9","doi-asserted-by":"publisher","first-page":"804","DOI":"10.1109\/TC.2018.2890222","volume":"68","author":"W Liu","year":"2019","unstructured":"W. Liu, T. Cao, P. Yin, Y. Zhu, C. Wang, E.E. Swartzlander, F. Lombardi, Design and analysis of approximate redundant binary multipliers. IEEE Trans. Comput. 68(6), 804\u2013819 (2019)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"2559_CR10","doi-asserted-by":"publisher","first-page":"1609","DOI":"10.1109\/TETC.2019.2929100","volume":"9","author":"W Liu","year":"2019","unstructured":"W. Liu, T. Zhang, E. McLarnon, M. O\u2019Neill, P. Montuschi, F. Lombardi, Design and analysis of majority logic based approximate adders and multipliers. IEEE Trans. Emerg. Top. Comput. 9(3), 1609\u20131624 (2019)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"9","key":"2559_CR11","doi-asserted-by":"publisher","first-page":"2856","DOI":"10.1109\/TCSI.2018.2792902","volume":"65","author":"W Liu","year":"2018","unstructured":"W. Liu, J. Xu, D. Wang, C. Wang, P. Montuschi, F. Lombardi, Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Trans. Circuits Syst. I Regul. Pap. 65(9), 2856\u20132868 (2018)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2559_CR12","doi-asserted-by":"crossref","unstructured":"C. Liu, J. Han, F. Lombardi, A low-power, high-performance approximate multiplier with configurable partial error recovery. In Proc. Design, Automat. Test Eur. Conf. Exhib. (DATE), Dresden, Germany, pp. 1\u20134 (2014)","DOI":"10.7873\/DATE.2014.108"},{"issue":"10","key":"2559_CR13","doi-asserted-by":"publisher","first-page":"1175","DOI":"10.3390\/electronics10101175","volume":"10","author":"U Lotri\u010d","year":"2021","unstructured":"U. Lotri\u010d, R. Pilipovi\u0107, P. Buli\u0107, A hybrid radix-4 and approximate logarithmic multiplier for energy efficient image processing. Electronics 10(10), 1175 (2021)","journal-title":"Electronics"},{"key":"2559_CR14","doi-asserted-by":"crossref","unstructured":"Y. Mannepalli, V. B. Korede, and M. Rao, Novel approximate multiplier designs for edge detection application. In Proceedings of the 2021 on Great Lakes Symposium on VLSI (GLSVLSI \u201921), New York, USA, pp. 371\u2013377 (2021)","DOI":"10.1145\/3453688.3461482"},{"key":"2559_CR15","doi-asserted-by":"publisher","first-page":"1027","DOI":"10.1109\/ACCESS.2016.2636128","volume":"5","author":"R Marimuthu","year":"2017","unstructured":"R. Marimuthu, Y.E. Rezinold, P.S. Mallick, Design and analysis of multiplier using approximate 15-4 compressor. IEEE Access 5, 1027\u20131036 (2017)","journal-title":"IEEE Access"},{"issue":"4","key":"2559_CR16","doi-asserted-by":"publisher","first-page":"984","DOI":"10.1109\/TC.2014.2308214","volume":"64","author":"A Momeni","year":"2015","unstructured":"A. Momeni, J. Han, P. Montuschi, F. Lombardi, Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984\u2013994 (2015)","journal-title":"IEEE Trans. Comput."},{"key":"2559_CR17","doi-asserted-by":"publisher","first-page":"64578","DOI":"10.1109\/ACCESS.2020.2985345","volume":"8","author":"R Pilipovi\u0107","year":"2020","unstructured":"R. Pilipovi\u0107, P. Buli\u0107, On the design of logarithmic multiplier using radix-4 booth encoding. IEEE Access 8, 64578\u201364590 (2020)","journal-title":"IEEE Access"},{"key":"2559_CR18","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/j.aeue.2019.05.021","volume":"107","author":"KM Reddy","year":"2019","unstructured":"K.M. Reddy, M.H. Vasantha, Y.B.N. Kumar, D. Dwivedi, Design and analysis of multiplier using approximate 4-2 compressor. AEU Int. J. Electron. Commun. 107, 89\u201397 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"issue":"11","key":"2559_CR19","doi-asserted-by":"publisher","first-page":"4200","DOI":"10.1109\/TCSI.2019.2918241","volume":"66","author":"F Sabetzadeh","year":"2019","unstructured":"F. Sabetzadeh, M.H. Moaiyeri, M. Ahmadinejad, A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4200\u20134208 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"2559_CR20","first-page":"776","volume":"70","author":"F Sabetzadeh","year":"2023","unstructured":"F. Sabetzadeh, M.H. Moaiyeri, M. Ahmadinejad, An ultra-efficient approximate multiplier with error compensation for error-resilient applications. IEEE Trans. Circuits Syst. II Express Briefs 70(2), 776\u2013780 (2023)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"9","key":"2559_CR21","doi-asserted-by":"publisher","first-page":"3021","DOI":"10.1109\/TCSI.2020.2988353","volume":"67","author":"AGM Strollo","year":"2020","unstructured":"A.G.M. Strollo, E. Napoli, D. De Caro, N. Petra, G.D. Meo, Comparison and extension of approximate 4-2 compressors for low-power approximate multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 67(9), 3021\u20133034 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"6","key":"2559_CR22","doi-asserted-by":"publisher","first-page":"2449","DOI":"10.1109\/TCSI.2022.3152921","volume":"69","author":"AGM Strollo","year":"2022","unstructured":"A.G.M. Strollo, E. Napoli, D.D. Caro, N. Petra, G. Saggese, G.D. Meo, Approximate multipliers using static segmentation: error analysis and improvements. IEEE Trans. Circuits Syst. I Regul. Pap. 69(6), 2449\u20132462 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"7","key":"2559_CR23","first-page":"340","volume":"5","author":"G Thakur","year":"2018","unstructured":"G. Thakur, H. Sohal, S. Jain, Design and comparative performance analysis of various multiplier circuit. J. Sci. Eng. Res. 5(7), 340\u2013349 (2018)","journal-title":"J. Sci. Eng. Res."},{"issue":"2","key":"2559_CR24","doi-asserted-by":"publisher","first-page":"105","DOI":"10.5958\/2349-2988.2018.00015.3","volume":"10","author":"G Thakur","year":"2018","unstructured":"G. Thakur, H. Sohal, S. Jain, An efficient design of 8-bit high speed parallel prefix adder. Res. J. Sci. Technol. 10(2), 105\u2013114 (2018)","journal-title":"Res. J. Sci. Technol."},{"issue":"34","key":"2559_CR25","doi-asserted-by":"publisher","first-page":"213","DOI":"10.14419\/ijet.v7i3.4.16777","volume":"7","author":"G Thakur","year":"2018","unstructured":"G. Thakur, H. Sohal, S. Jain, High speed RADIX-2 butterfly structure using novel Wallace multiplier. Int. J. Eng. Technol. 7(34), 213\u2013217 (2018)","journal-title":"Int. J. Eng. Technol."},{"key":"2559_CR26","doi-asserted-by":"crossref","unstructured":"G. Thakur, H. Sohal, S. Jain, FPGA-based parallel prefix speculative adder for fast computation application. In 2020 Sixth International Conference on Parallel, Distributed and Grid Computing (PDGC), Waknaghat, India, pp 206\u2013210 (2020)","DOI":"10.1109\/PDGC50313.2020.9315783"},{"key":"2559_CR27","doi-asserted-by":"crossref","unstructured":"G. Thakur, H. Sohal, S. Jain, Design and analysis of high-speed parallel prefix adder for digital circuit design applications. In 2020 International Conference on Computational Performance Evaluation (ComPE), Shillong, India pp. 095\u2013100 (2020)","DOI":"10.1109\/ComPE49325.2020.9200064"},{"key":"2559_CR28","doi-asserted-by":"publisher","first-page":"1041","DOI":"10.1007\/s11045-021-00772-1","volume":"32","author":"G Thakur","year":"2021","unstructured":"G. Thakur, H. Sohal, S. Jain, A novel parallel prefix adder for optimized Radix-2 FFT processor. Multidimension. Syst. Signal Process. 32, 1041\u20131063 (2021)","journal-title":"Multidimension. Syst. Signal Process."},{"issue":"11","key":"2559_CR29","doi-asserted-by":"publisher","first-page":"5682","DOI":"10.1007\/s00034-021-01741-6","volume":"40","author":"G Thakur","year":"2021","unstructured":"G. Thakur, H. Sohal, S. Jain, A novel ASIC-based variable latency speculative parallel prefix adder for image processing application. Circuits Syst. Signal Process. 40(11), 5682\u20135704 (2021)","journal-title":"Circuits Syst. Signal Process."},{"key":"2559_CR30","doi-asserted-by":"publisher","first-page":"25481","DOI":"10.1109\/ACCESS.2020.2970968","volume":"8","author":"NV Toan","year":"2020","unstructured":"N.V. Toan, J. Lee, FPGA-based multi-level approximate multipliers for high-performance error-resilient applications. IEEE Access 8, 25481\u201325497 (2020)","journal-title":"IEEE Access"},{"issue":"5","key":"2559_CR31","doi-asserted-by":"publisher","first-page":"1161","DOI":"10.1109\/TVLSI.2018.2890712","volume":"27","author":"S Vahdat","year":"2019","unstructured":"S. Vahdat, M. Kamal, A. Afzali-Kusha, M. Pedram, TOSAM: an energy-efficient truncation- and rounding-based scalable approximate multiplier. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(5), 1161\u20131173 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"2559_CR32","doi-asserted-by":"publisher","first-page":"1782","DOI":"10.1109\/TVLSI.2016.2643639","volume":"25","author":"S Venkatachalam","year":"2017","unstructured":"S. Venkatachalam, S. Ko, Design of power and area efficient approximate multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(5), 1782\u20131786 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2559_CR33","doi-asserted-by":"crossref","unstructured":"Z. Yang, J. Han, F. Lombardi, Approximate compressors for error-resilient multiplier design. In 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) pp. 183\u2013186 (2015)","DOI":"10.1109\/DFT.2015.7315159"},{"key":"2559_CR34","doi-asserted-by":"crossref","unstructured":"T. Yang, T. Ukezono, T. Sato Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor. In 2017 IEEE International Conference on Computer Design (ICCD), pp 89\u201396 (2017)","DOI":"10.1109\/ICCD.2017.22"},{"key":"2559_CR35","doi-asserted-by":"crossref","unstructured":"N. Zacharias, V. Lalu, Study of Approximate Multiplier with Different Adders. In 2020 International Conference on Smart Electronics and Communication (ICOSEC), pp 1264\u20131267 (2020)","DOI":"10.1109\/ICOSEC49089.2020.9215425"},{"issue":"2","key":"2559_CR36","doi-asserted-by":"publisher","first-page":"393","DOI":"10.1109\/TVLSI.2016.2587696","volume":"25","author":"R Zendegani","year":"2017","unstructured":"R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha, M. Pedram, RoBA multiplier: a rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(2), 393\u2013401 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02559-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-023-02559-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-023-02559-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T12:14:52Z","timestamp":1709036092000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-023-02559-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,19]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,4]]}},"alternative-id":["2559"],"URL":"https:\/\/doi.org\/10.1007\/s00034-023-02559-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,19]]},"assertion":[{"value":"10 February 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 November 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 November 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 December 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}