{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T14:47:43Z","timestamp":1775918863183,"version":"3.50.1"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2024,3,16]],"date-time":"2024-03-16T00:00:00Z","timestamp":1710547200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,3,16]],"date-time":"2024-03-16T00:00:00Z","timestamp":1710547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"Sichuan Science and Technology Program under Grant","award":["2022YFG0164"],"award-info":[{"award-number":["2022YFG0164"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1007\/s00034-024-02610-8","type":"journal-article","created":{"date-parts":[[2024,3,16]],"date-time":"2024-03-16T00:06:02Z","timestamp":1710547562000},"page":"4021-4049","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["An 18-bit SAR ADC with Mixed DAC and Capacitive Recombination Calibration"],"prefix":"10.1007","volume":"43","author":[{"given":"Dagang","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zehong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhuorui","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaohu","family":"Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7629-2183","authenticated-orcid":false,"given":"Hua","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ce","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Cui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keyan","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quanyuan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinkai","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,3,16]]},"reference":[{"key":"2610_CR1","first-page":"6","volume":"4","author":"A Ahrar","year":"2020","unstructured":"A. Ahrar, M. Yavari, A 14-bit SAR ADC with Calibration for Comparator Offset and Capacitive DAC Mismatch. Simulation 4, 6 (2020)","journal-title":"Simulation"},{"key":"2610_CR2","unstructured":"Analog Devices. The product-overview of ADAQ4033. https:\/\/www.analog.com\/cn\/products\/adaq-4003.html#product-overview"},{"issue":"9","key":"2610_CR3","doi-asserted-by":"publisher","first-page":"2883","DOI":"10.1109\/TCSI.2020.2985816","volume":"67","author":"M Bagheri","year":"2020","unstructured":"M. Bagheri, F. Schembari, N. Pourmousavian, H. Zare-Hoseini, D. Hasko, R.B. Staszewski, A mismatch calibration technique for SAR adcs based on deterministic self-calibration and stochastic quantization. IEEE Trans. Circuits Syst. I Regular Papers 67(9), 2883\u20132896 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regular Papers"},{"key":"2610_CR4","doi-asserted-by":"crossref","unstructured":"A. Bannon, C. P. Hurrell, D. Hummerston, C. Lyden, An 18 b 5 MS\/s SAR ADC with 100.2 dB dynamic range. in 2014 Symposium on VLSI Circuits Digest of Technical Papers, pages 1\u20132 (2014)","DOI":"10.1109\/VLSIC.2014.6858371"},{"key":"2610_CR5","doi-asserted-by":"crossref","unstructured":"Y.-K. Chang, C.-S. Wang, C.-K. Wang, A 8-bit 500-KS\/s low power SAR ADC for bio-medical applications. in 2007 IEEE Asian Solid-State Circuits Conference, pages 228\u2013231 (2007)","DOI":"10.1109\/ASSCC.2007.4425772"},{"issue":"9","key":"2610_CR6","doi-asserted-by":"publisher","first-page":"2691","DOI":"10.1109\/JSSC.2021.3073976","volume":"56","author":"D-J Chang","year":"2021","unstructured":"D.-J. Chang, M. Choi, S.-T. Ryu, A 28-nm 10-b 2.2-GS\/s 18.2-mW relative-prime time-interleaved sub-ranging SAR ADC with on-chip background skew calibration. IEEE J. Solid-State Circuits 56(9), 2691\u20132700 (2021)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2610_CR7","doi-asserted-by":"crossref","unstructured":"Y. Chen, S. Tsukamoto, T. Kuroda, A 9b 100MS\/s 1.46mW SAR ADC in 65nm CMOS. in 2009 IEEE Asian Solid-State Circuits Conference, pages 145\u2013148 (2009)","DOI":"10.1109\/ASSCC.2009.5357199"},{"issue":"4","key":"2610_CR8","doi-asserted-by":"publisher","first-page":"1216","DOI":"10.1109\/JSSC.2020.3044624","volume":"56","author":"O Dong-Ryeol","year":"2021","unstructured":"O. Dong-Ryeol, K.-J. Moon, W.-M. Lim, Y.-D. Kim, E.-J. An, S.-T. Ryu, An 8-Bit 1-GS\/s asynchronous loop-unrolled SAR-Flash ADC with complementary dynamic amplifiers in 28-nm CMOS. IEEE J. Solid-State Circuits 56(4), 1216\u20131226 (2021)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"2610_CR9","doi-asserted-by":"publisher","first-page":"2082","DOI":"10.1109\/JSSC.2020.2987687","volume":"55","author":"Q Fan","year":"2020","unstructured":"Q. Fan, Y. Hong, J. Chen, A time-interleaved SAR ADC with bypass-based opportunistic adaptive calibration. IEEE J. Solid-State Circuits 55(8), 2082\u20132093 (2020)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"2610_CR10","doi-asserted-by":"publisher","first-page":"2193","DOI":"10.1109\/TCSI.2020.2986818","volume":"67","author":"H Fan","year":"2020","unstructured":"H. Fan, J. Li, F. Maloberti, Order statistics and optimal selection of unit elements in DACs to enhance the static linearity. IEEE Trans. Circuits Syst. I Regular Papers 67(7), 2193\u20132203 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regular Papers"},{"key":"2610_CR11","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2020.153227","volume":"122","author":"H Fan","year":"2020","unstructured":"H. Fan, Y. Liu, Q. Feng, A reliable bubble sorting calibration method for SAR ADC. AEU-Int. J. Electron. Commun. 122, 153227 (2020)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2610_CR12","doi-asserted-by":"crossref","unstructured":"R. Fiorelli, \u00d3. Guerra, R. Del\u00a0R\u00edo, \u00c1ngel Rodr\u00edguez-V\u00e1zquez, Effects of capacitors non-idealities in un-even split-capacitor array SAR ADCs. in 2015 Conference on Design of Circuits and Integrated Systems (DCIS), pages 1\u20134 (2015)","DOI":"10.1109\/DCIS.2015.7388595"},{"issue":"6","key":"2610_CR13","doi-asserted-by":"publisher","first-page":"920","DOI":"10.1109\/JSSC.1979.1051298","volume":"14","author":"B Fotouhi","year":"1979","unstructured":"B. Fotouhi, D.A. Hodges, High-resolution A\/D conversion in MOS\/LSI. IEEE J. Solid-State Circuits 14(6), 920\u2013926 (1979)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2610_CR14","doi-asserted-by":"crossref","unstructured":"B.P. Ginsburg, A.P. Chandrakasan, An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. in 2005 IEEE International Symposium on Circuits and Systems, pages 184\u2013187 Vol. 1 (2005)","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"2610_CR15","doi-asserted-by":"crossref","unstructured":"W. Guo, J. Wu, A 10MS\/s 16bit SAR ADC Achieving 100dB SFDR and 90dB SNDR in 0.18 $$\\upmu $$m CMOS. in 2021 IEEE 5th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), pages 974\u2013978 (2021)","DOI":"10.1109\/IAEAC50856.2021.9390895"},{"key":"2610_CR16","unstructured":"S. Haenzsche, S. Henker, R. Sch\u00fcffny, Modelling of capacitor mismatch and non-linearity effects in charge redistribution SAR ADCs. in Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010, pages 300\u2013305 (2010)"},{"issue":"4","key":"2610_CR17","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/MSSC.2016.2573978","volume":"8","author":"P Harpe","year":"2016","unstructured":"P. Harpe, Successive approximation analog-to-digital converters: improving power efficiency and conversion speed. IEEE Solid-State Circuits Mag. 8(4), 64\u201373 (2016)","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"4","key":"2610_CR18","doi-asserted-by":"publisher","first-page":"1227","DOI":"10.1109\/JSSC.2020.3044831","volume":"56","author":"B Hershberg","year":"2021","unstructured":"B. Hershberg, N. Markuli\u0107, J. Lagos, E. Martens, D. Dermit, J. Craninckx, A 1-MS\/s to 1-GS\/s ringamp-based pipelined adc with fully dynamic reference regulation and stochastic scope-on-chip background monitoring in 16 nm. IEEE J. Solid-State Circuits 56(4), 1227\u20131240 (2021)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2610_CR19","volume-title":"CMOS analog circuit design Internatinal","author":"DR Holberg","year":"2012","unstructured":"D.R. Holberg, P.E. Allen, CMOS analog circuit design Internatinal, 3rd edn. (Oxford University Press, USA, 2012)","edition":"3"},{"issue":"5","key":"2610_CR20","doi-asserted-by":"publisher","first-page":"1158","DOI":"10.1109\/TCSI.2013.2239175","volume":"60","author":"L Junjie","year":"2013","unstructured":"L. Junjie, J. Holleman, A low-power high-precision comparator with time-domain bulk-tuned offset cancellation. IEEE Trans. Circuits Syst. I Regular Papers 60(5), 1158\u20131167 (2013)","journal-title":"IEEE Trans. Circuits Syst. I Regular Papers"},{"key":"2610_CR21","doi-asserted-by":"publisher","first-page":"360","DOI":"10.1587\/transfun.E92.A.360","volume":"92","author":"Y Kuramochi","year":"2009","unstructured":"Y. Kuramochi, A. Matsuzawa, M. Kawabata, A 0.027-$$\\rm mm^2$$ self-calibrating successive approximation ADC Core in 0.18-$$\\upmu $$m CMOS. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 92, 360\u2013366 (2009)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"2610_CR22","doi-asserted-by":"crossref","unstructured":"H. Li, M. Maddox, M.C.W. Coin, W. Buckley, D. Hummerston, N. Naeem, A signal-independent background-calibrating 20b 1MS\/S SAR ADC with 0.3 ppm INL. in 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pages 242\u2013244. IEEE (2018)","DOI":"10.1109\/ISSCC.2018.8310274"},{"key":"2610_CR23","doi-asserted-by":"crossref","unstructured":"Y. Liao, T. Lee, A 6-b 1.3Gs\/s A\/D Converter with C-2C Switch-Capacitor Technique. in 2006 International Symposium on VLSI Design, Automation and Test, pages 1\u20134 (2006)","DOI":"10.1109\/VDAT.2006.258136"},{"issue":"12","key":"2610_CR24","doi-asserted-by":"publisher","first-page":"4571","DOI":"10.1109\/TCSI.2019.2931618","volume":"66","author":"H Mafi","year":"2019","unstructured":"H. Mafi, M. Yargholi, M. Yavari, S. Mirabbasi, Digital calibration of elements mismatch in multirate predictive SAR ADCs. IEEE Trans. Circuits Syst. I Regular Papers 66(12), 4571\u20134581 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regular Papers"},{"key":"2610_CR25","doi-asserted-by":"crossref","unstructured":"S. Mahdavi, E. Ghadimi, A new 13-bit 100MS\/s full differential successive approximation register analog to digital converter (SAR ADC) using a novel compound R-2R\/C structure. in 2017 IEEE 4th International Conference on Knowledge-Based Engineering and Innovation (KBEI), pages 0237\u20130242 (2017)","DOI":"10.1109\/KBEI.2017.8324980"},{"key":"2610_CR26","volume-title":"Data converters","author":"F Maloberti","year":"2007","unstructured":"F. Maloberti, Data converters (Springer, Berlin, 2007)"},{"key":"2610_CR27","volume-title":"Design of analog CMOS integrated circuits","author":"B Razavi","year":"2002","unstructured":"B. Razavi, Design of analog CMOS integrated circuits (Tata McGraw-Hill Education, 2002)"},{"issue":"3","key":"2610_CR28","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/MSSC.2015.2449714","volume":"7","author":"B Razavi","year":"2015","unstructured":"B. Razavi, The bootstrapped switch [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 7(3), 12\u201315 (2015)","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"6","key":"2610_CR29","doi-asserted-by":"publisher","first-page":"1772","DOI":"10.1109\/JSSC.2020.3033931","volume":"56","author":"Y Song","year":"2021","unstructured":"Y. Song, Y. Zhu, C.-H. Chan, R.P. Martins, A 40-MHz bandwidth 75-dB SNDR partial-interleaving SAR-assisted noise-shaping pipeline ADC. IEEE J. of Solid-State Circuits 56(6), 1772\u20131783 (2021)","journal-title":"IEEE J. of Solid-State Circuits"},{"issue":"12","key":"2610_CR30","doi-asserted-by":"publisher","first-page":"3248","DOI":"10.1109\/JSSC.2020.3020194","volume":"55","author":"X Tang","year":"2020","unstructured":"X. Tang, X. Yang, W. Zhao, C.-K. Hsu, J. Liu, L. Shen, A. Mukherjee, W. Shi, S. Li, D.Z. Pan, N. Sun, A 13.5-ENOB, 107-$$\\mu $$W noise-shaping SAR ADC With PVT-robust closed-loop dynamic amplifier. IEEE J. Solid-State Circuits 55(12), 3248\u20133259 (2020)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2610_CR31","unstructured":"Texas Instruments. The product-overview of ADS9218. https:\/\/www.ti.com.cn\/product\/zh-cn\/ADS9218"},{"issue":"2","key":"2610_CR32","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/82.752910","volume":"46","author":"Yu Wei","year":"1999","unstructured":"Yu. Wei, S. Sen, B.H. Leung, Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 46(2), 101\u2013113 (1999)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"issue":"2","key":"2610_CR33","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1109\/JSSC.2020.3017229","volume":"56","author":"I-M Yi","year":"2021","unstructured":"I.-M. Yi, N. Miura, H. Fukuyama, H. Nosaka, A 15.1-mW 6-GS\/s 6-bit single-channel flash ADC with selectively activated 8$$\\times $$ time-domain latch interpolation. IEEE J. of Solid-State Circuits 56(2), 455\u2013464 (2021)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"2610_CR34","doi-asserted-by":"publisher","first-page":"119166","DOI":"10.1109\/ACCESS.2019.2937384","volume":"7","author":"P Zhang","year":"2019","unstructured":"P. Zhang, W. Feng, P. Zhao, X. Chen, Z. Zhang, A 16-Bit 1-MS\/s pseudo-differential SAR ADC with digital calibration and DNL enhancement achieving 92 dB SNDR. IEEE Access 7, 119166\u2013119180 (2019)","journal-title":"IEEE Access"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02610-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02610-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02610-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T11:54:33Z","timestamp":1731585273000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02610-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,16]]},"references-count":34,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2024,7]]}},"alternative-id":["2610"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02610-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,16]]},"assertion":[{"value":"30 June 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 January 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 January 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 March 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}