{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:25:03Z","timestamp":1766298303829,"version":"3.37.3"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2024,6,2]],"date-time":"2024-06-02T00:00:00Z","timestamp":1717286400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,6,2]],"date-time":"2024-06-02T00:00:00Z","timestamp":1717286400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1007\/s00034-024-02726-x","type":"journal-article","created":{"date-parts":[[2024,6,2]],"date-time":"2024-06-02T10:01:27Z","timestamp":1717322487000},"page":"5809-5833","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Design of a Ternary Logic Processor Using CNTFET Technology"],"prefix":"10.1007","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2819-4930","authenticated-orcid":false,"given":"Sharvani","family":"Gadgil","sequence":"first","affiliation":[]},{"given":"Goli Naga","family":"Sandesh","sequence":"additional","affiliation":[]},{"given":"Chetan","family":"Vudadha","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,6,2]]},"reference":[{"key":"2726_CR1","doi-asserted-by":"crossref","unstructured":"Y. Choi, S. Kim, K. Lee, S. Kang, Design and Analysis of a Low-Power Ternary SRAM, (2021), pp. 1\u20134","DOI":"10.1109\/ISCAS51556.2021.9401259"},{"key":"2726_CR2","doi-asserted-by":"crossref","unstructured":"R.M.P. Choudhary Vidhi, Design of CNTFET-based ternary processor for IoT Devices. In Smart Buildings Digitalization (2022), p. 15","DOI":"10.1201\/9781003201069-4"},{"key":"2726_CR3","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"2726_CR4","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"2726_CR5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2023.105884","volume":"139","author":"S Gadgil","year":"2023","unstructured":"S. Gadgil, G.N. Sandesh, C. Vudadha, Power efficient designs of cntfet-based ternary sram. Microelectron. J. 139, 105884 (2023)","journal-title":"Microelectron. J."},{"key":"2726_CR6","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/TNANO.2020.3018867","volume":"19","author":"S Gadgil","year":"2020","unstructured":"S. Gadgil, C. Vudadha, Design of cntfet-based ternary alu using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661\u2013671 (2020)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2726_CR7","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1109\/TNANO.2022.3184759","volume":"21","author":"S Gadgil","year":"2022","unstructured":"S. Gadgil, C. Vudadha, Novel design methodologies for cnfet-based ternary sequential logic circuits. IEEE Trans. Nanotechnol. 21, 289\u2013298 (2022)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2726_CR8","doi-asserted-by":"publisher","first-page":"1259","DOI":"10.1109\/TNANO.2018.2871841","volume":"17","author":"G Hills","year":"2018","unstructured":"G. Hills et al., Understanding energy efficiency benefits of carbon nanotube field effect transistors for digital VLSI. IEEE Trans. Nanotechnol. 17, 1259\u20131269 (2018)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2726_CR9","doi-asserted-by":"publisher","first-page":"595","DOI":"10.1038\/s41586-019-1493-8","volume":"572","author":"G Hills","year":"2019","unstructured":"G. Hills et al., Modern microprocessor built from complementary carbon nanotube transistors. Nature 572, 595\u2013602 (2019). https:\/\/doi.org\/10.1038\/s41586-019-1493-8","journal-title":"Nature"},{"key":"2726_CR10","unstructured":"S.C. Hu, Ternary Digital Systems (1967). URL https:\/\/ir.library.oregonstate.edu\/concern\/graduate_thesis_or_dissertations\/5138jj274"},{"key":"2726_CR11","doi-asserted-by":"crossref","unstructured":"D. Kam et al., Design and evaluation frameworks for advanced risc-based ternary processor. In 2022 Design, Automation and Test in Europe Conference and Exhibition (DATE) (2022), pp. 1077\u20131082","DOI":"10.23919\/DATE54114.2022.9774584"},{"key":"2726_CR12","doi-asserted-by":"crossref","unstructured":"S. Karthikeyan, M.C. Karan Reddy, P.R. Monica, Design of cntfet-based ternary control unit and memory for a ternary processor. In 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS) (2017), pp. 1\u20134","DOI":"10.1109\/ICMDCS.2017.8211568"},{"key":"2726_CR13","doi-asserted-by":"publisher","first-page":"3138","DOI":"10.1109\/TCSI.2020.2990748","volume":"67","author":"S Kim","year":"2020","unstructured":"S. Kim, S.-Y. Lee, S. Park, K.R. Kim, S. Kang, A logic synthesis methodology for low-power ternary logic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 67, 3138\u20133151 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2726_CR14","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y. Kim, F. Lombardi, Cntfet-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10, 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2726_CR15","doi-asserted-by":"publisher","first-page":"132641","DOI":"10.1109\/ACCESS.2021.3114408","volume":"9","author":"MH Moaiyeri","year":"2021","unstructured":"M.H. Moaiyeri, M.K.Q. Jooq, A. Al-Shidaifat, H. Song, Breaking the limits in ternary logic: an ultra-efficient auto-backup\/restore nonvolatile ternary flip- flop using negative capacitance cntfet technology. IEEE Access 9, 132641\u2013132651 (2021)","journal-title":"IEEE Access"},{"key":"2726_CR16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105076","volume":"113","author":"A Mohammaden","year":"2021","unstructured":"A. Mohammaden, M.E. Fouda, I. Alouani, L.A. Said, A.G. Radwan, Cntfet design of a multiple-port ternary register file. Microelectron. J. 113, 105076 (2021)","journal-title":"Microelectron. J."},{"key":"2726_CR17","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/TC.1986.1676738","volume":"35","author":"M Mukaidono","year":"1986","unstructured":"M. Mukaidono, Regular ternary logic functions ternary logic functions suitable for treating ambiguity. IEEE Trans. Comput. 35, 179\u2013183 (1986). https:\/\/doi.org\/10.1109\/TC.1986.1676738","journal-title":"IEEE Trans. Comput."},{"key":"2726_CR18","doi-asserted-by":"crossref","unstructured":"S.L. Murotiya, A. Gupta, Design of high speed ternary full adder and three-input XOR circuits using CNTFETs. In 2015 28th International Conference on VLSI Design (2015), pp. 292\u2013297. http:\/\/ieeexplore.ieee.org\/lpdocs\/epic03\/wrapper.htm?arnumber=7031749.","DOI":"10.1109\/VLSID.2015.56"},{"key":"2726_CR19","first-page":"913","volume":"103","author":"SL Murotiya","year":"2016","unstructured":"S.L. Murotiya, A. Gupta, Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology. Int. J. Electron. 103, 913\u2013927 (2016)","journal-title":"Int. J. Electron."},{"key":"2726_CR20","first-page":"33","volume":"83","author":"S Narkhede","year":"2013","unstructured":"S. Narkhede, G. Kharate, B. Chaudhari, Design and implementation of an efficient instruction set for ternary processor. Int. J. Comput. Appl. 83, 33\u201339 (2013)","journal-title":"Int. J. Comput. Appl."},{"key":"2726_CR21","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1049\/cds2.12152","volume":"17","author":"S Nemati","year":"2023","unstructured":"S. Nemati, M. Haghi Kashani, R. Faghih Mirzaee, Comprehensive survey of ternary full adders: statistics, corrections, and assessments. IET Circuits Dev. Syst. 17, 111\u2013134 (2023). https:\/\/doi.org\/10.1049\/cds2.12152","journal-title":"IET Circuits Dev. Syst."},{"key":"2726_CR22","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1080\/00207217.2021.1908620","volume":"109","author":"V Prasad","year":"2022","unstructured":"V. Prasad, A. Banerjee, D. Das, Design of ternary encoder and decoder using cntfet. Int. J. Electron. 109, 135\u2013151 (2022)","journal-title":"Int. J. Electron."},{"key":"2726_CR23","first-page":"107","volume":"109","author":"K Rahbari","year":"2019","unstructured":"K. Rahbari, S.A. Hosseini, Novel ternary d-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU-Int. J. Electron. C. 109, 107\u2013120 (2019)","journal-title":"AEU-Int. J. Electron. C."},{"key":"2726_CR24","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.1986.1676727","volume":"35","author":"DA Rich","year":"1986","unstructured":"D.A. Rich, A survey of multivalued memories. IEEE Trans. Comput. 35, 99\u2013106 (1986). https:\/\/doi.org\/10.1109\/TC.1986.1676727","journal-title":"IEEE Trans. Comput."},{"key":"2726_CR25","unstructured":"University, S. Stanford University CNFET model Website. Stanford University, Stanford, CA [Online] (2008). https:\/\/nano.stanford.edu\/stanford-cnfet-model."},{"key":"2726_CR26","first-page":"269","volume":"2018","author":"SK Sahoo","year":"2018","unstructured":"S.K. Sahoo, K. Dhoot, R. Sahoo, High performance ternary multiplier using CNTFET. Proc. IEEE Comput. Soc. Annu. Symp. VLSI ISVLSI 2018, 269\u2013274 (2018)","journal-title":"Proc. IEEE Comput. Soc. Annu. Symp. VLSI ISVLSI"},{"key":"2726_CR27","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-019-01318-4","author":"T Sharma","year":"2019","unstructured":"T. Sharma, L. Kumre, Energy-efficient ternary arithmetic logic unit design in CNTFET technology. Circuits Syst. Signal Process. (2019). https:\/\/doi.org\/10.1007\/s00034-019-01318-4","journal-title":"Circuits Syst. Signal Process."},{"key":"2726_CR28","doi-asserted-by":"publisher","first-page":"107249","DOI":"10.1016\/j.compeleceng.2021.107249","volume":"93","author":"T Sharma","year":"2021","unstructured":"T. Sharma, L. Kumre, Design of unbalanced ternary counters using shifting literals based d-flip-flops in carbon nanotube technology. Comput. Electr. Eng. 93, 107249 (2021)","journal-title":"Comput. Electr. Eng."},{"key":"2726_CR29","first-page":"753","volume":"63","author":"B Srinivasu","year":"2016","unstructured":"B. Srinivasu, K. Sridharan, Low-complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. II Exp. Briefs 63, 753\u2013757 (2016)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"2726_CR30","doi-asserted-by":"publisher","first-page":"2146","DOI":"10.1109\/TCSI.2017.2686446","volume":"64","author":"B Srinivasu","year":"2017","unstructured":"B. Srinivasu, K. Sridharan, A synthesis methodology for ternary logic circuits in emerging device technologies. IEEE Tran. Circuits Syst. I Regul. Pap. 64, 2146\u20132159 (2017)","journal-title":"IEEE Tran. Circuits Syst. I Regul. Pap."},{"key":"2726_CR31","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/TNANO.2021.3096123","volume":"20","author":"B Srinivasu","year":"2021","unstructured":"B. Srinivasu, K. Sridharan, Low-power and high-performance ternary sram designs with application to cntfet technology. IEEE Trans. Nanotechnol. 20, 562\u2013566 (2021)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2726_CR32","doi-asserted-by":"crossref","unstructured":"Tabrizchi, S., Angizi, S. & Roohi, A. Design and Evaluation of a Robust Power Efficient Ternary SRAM Cell, (2022), pp. 1\u20134","DOI":"10.1109\/MWSCAS54063.2022.9859306"},{"key":"2726_CR33","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1016\/j.mejo.2018.02.004","volume":"75","author":"C Vudadha","year":"2018","unstructured":"C. Vudadha, S.P. Parlapalli, M.B. Srinivas, Energy efficient design of CNFET- based multi-digit ternary adders. Microelectron. J. 75, 75\u201386 (2018). https:\/\/doi.org\/10.1016\/j.mejo.2018.02.004","journal-title":"Microelectron. J."},{"key":"2726_CR34","first-page":"192","volume":"2018","author":"CK Vudadha","year":"2018","unstructured":"C.K. Vudadha, M. Srinivas, Design methodologies for ternary logic circuits. Proc. Int. Symp. Multiple-Valued Logic 2018, 192\u2013197 (2018)","journal-title":"Proc. Int. Symp. Multiple-Valued Logic"},{"issue":"2","key":"2726_CR35","doi-asserted-by":"publisher","first-page":"766","DOI":"10.1109\/TCSII.2022.3210282","volume":"70","author":"J Yoon","year":"2022","unstructured":"J. Yoon, S. Baek, S. Kim, S. Kang, Optimizing ternary multiplier design with fast ternary adder. IEEE Trans. Circuits Syst. Express Briefs 70(2), 766\u2013770 (2022)","journal-title":"IEEE Trans. Circuits Syst. Express Briefs"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02726-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02726-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02726-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T12:08:05Z","timestamp":1723637285000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02726-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,2]]},"references-count":35,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2024,9]]}},"alternative-id":["2726"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02726-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2024,6,2]]},"assertion":[{"value":"6 November 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 May 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 May 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 June 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"There is no conflict of interest in the current study.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"No datasets were generated or analysed during the current study.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Data Availability"}}]}}