{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:33Z","timestamp":1740135753242,"version":"3.37.3"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100007129","name":"Shandong Provincial Natural Science Foundation","doi-asserted-by":"crossref","award":["ZR2021QF067"],"award-info":[{"award-number":["ZR2021QF067"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021ZD0113004"],"award-info":[{"award-number":["2021ZD0113004"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1007\/s00034-024-02750-x","type":"journal-article","created":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T17:01:33Z","timestamp":1718557293000},"page":"5487-5506","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Hermite Expansion Technique for Model Reduction of Circuit Systems with Delay Components"],"prefix":"10.1007","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2488-0060","authenticated-orcid":false,"given":"Zhi-Yong","family":"Qiu","sequence":"first","affiliation":[]},{"given":"Zhen-Hua","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Yao-Lin","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Ya-Qian","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Ren-Gang","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,6,16]]},"reference":[{"issue":"5","key":"2750_CR1","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/MMM.2011.941414","volume":"12","author":"R Achar","year":"2011","unstructured":"R. Achar, Modeling of high-speed interconnects for signal integrity analysis: Part I. IEEE Microw. Mag. 12(5), 61\u201374 (2011)","journal-title":"IEEE Microw. Mag."},{"issue":"5","key":"2750_CR2","doi-asserted-by":"publisher","first-page":"693","DOI":"10.1109\/5.929650","volume":"89","author":"R Achar","year":"2001","unstructured":"R. Achar, M.S. Nakhla, Simulation of high-speed interconnects. Proc. IEEE 89(5), 693\u2013728 (2001)","journal-title":"Proc. IEEE"},{"issue":"2","key":"2750_CR3","doi-asserted-by":"publisher","first-page":"1077","DOI":"10.3906\/elk-2005-120","volume":"29","author":"N Ahamad","year":"2021","unstructured":"N. Ahamad, A. Sikander, A novel approach of order diminution using time moment concept with Routharray and salp swarm algorithm. Turk. J. Electr. Eng. Comput. Sci. 29(2), 1077\u20131091 (2021)","journal-title":"Turk. J. Electr. Eng. Comput. Sci."},{"key":"2750_CR4","doi-asserted-by":"publisher","first-page":"641","DOI":"10.1007\/s00542-018-3985-0","volume":"25","author":"N Ahamad","year":"2019","unstructured":"N. Ahamad, A. Sikander, G. Singh, Substructure preservation based approach for discrete time system approximation. Microsyst. Technol. 25, 641\u2013649 (2019)","journal-title":"Microsyst. Technol."},{"issue":"2","key":"2750_CR5","doi-asserted-by":"publisher","first-page":"933","DOI":"10.1007\/s13198-021-01367-6","volume":"13","author":"N Ahamad","year":"2022","unstructured":"N. Ahamad, A. Sikander, G. Singh, Order diminution and its application in controller design using salp swarm optimization technique. Int. J. Syst. Assur. Eng. Manag. 13(2), 933\u2013943 (2022)","journal-title":"Int. J. Syst. Assur. Eng. Manag."},{"doi-asserted-by":"crossref","unstructured":"N. Ahamad, G. Singh, S. Khan, A. Sikander, Design and performance analysis of optimal reduced order H-infinity controller: L1 norm based genetic algorithm technique. In International Conference on Power and Embedded Drive Control (2017), pp. 8\u201313","key":"2750_CR6","DOI":"10.1109\/ICPEDC.2017.8081051"},{"unstructured":"N. Ahamad, G. Singh, A. Sikander, A new approach for order reduction of linear SISO system Coefficient Comparison method with one free variable. https:\/\/www.researchgate.net\/profile\/Nafees-Ahamad-2\/publication","key":"2750_CR7"},{"unstructured":"N. Ahmed, G. Singh, M. Samir, H. Ahmad, Performance analysis of reduced order aircraft bank angle control system. In Conference on Advances in Communication and Control Systems (CAC2S 2013) (2013), pp. 518\u2013520","key":"2750_CR8"},{"doi-asserted-by":"crossref","unstructured":"P. Benner, A. Schneider, Reduced representation of power grid models. Syst. Reduct. Nanoscale IC Des. 87\u2013134 (2017)","key":"2750_CR9","DOI":"10.1007\/978-3-319-07236-4_3"},{"issue":"12","key":"2750_CR10","doi-asserted-by":"publisher","first-page":"828","DOI":"10.1109\/LMWC.2007.910468","volume":"17","author":"A Charest","year":"2007","unstructured":"A. Charest, D. Saraswat, M. Nakhla, R. Achar, N. Soveiko, Compact macromodeling of high-speed circuits via delayed rational functions. IEEE Microw. Wirel. Compon. Lett. 17(12), 828\u2013830 (2007)","journal-title":"IEEE Microw. Wirel. Compon. Lett."},{"unstructured":"Y. Chen, V. Balakrishnan, C.K. Koh, K. Roy, Model reduction in the time-domain using Laguerre polynomials and Krylov methods. In Proceedings of the Conference on Design, Automation and Test, Europe (2002), pp. 931\u2013935","key":"2750_CR11"},{"doi-asserted-by":"crossref","unstructured":"X. Chen, Y. Wang, H. Yang, Parallel Sparse Direct Solver for Integrated Circuit Simulation (Springer International Publishing, 2017), pp. 3\u20134","key":"2750_CR12","DOI":"10.1007\/978-3-319-53429-9"},{"issue":"1","key":"2750_CR13","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1109\/TADVP.2008.2010525","volume":"33","author":"A Chinea","year":"2010","unstructured":"A. Chinea, P. Triverio, S. Grivet-Talocia, Delay-based macromodeling of long interconnects from frequency-domain terminal responses. IEEE Trans. Adv. Packag. 33(1), 246\u2013256 (2010)","journal-title":"IEEE Trans. Adv. Packag."},{"issue":"4","key":"2750_CR14","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1109\/82.839662","volume":"47","author":"J Cullum","year":"2000","unstructured":"J. Cullum, A. Ruehli, T. Zhang, A method for reduced-order modeling and simulation of large interconnect circuits and its application to PEEC models with retardation. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 47(4), 261\u2013273 (2000)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"issue":"2","key":"2750_CR15","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1007\/s00498-012-0096-9","volume":"25","author":"J Elias","year":"2013","unstructured":"J. Elias, T. Damm, W. Michiels, Model reduction of time-delay systems using position balancing and delay Lyapunov equations. Math. Control Signals Syst. 25(2), 147\u2013166 (2013)","journal-title":"Math. Control Signals Syst."},{"key":"2750_CR16","doi-asserted-by":"publisher","first-page":"639","DOI":"10.1109\/43.384428","volume":"14","author":"P Feldmann","year":"1995","unstructured":"P. Feldmann, R. Freund, Efficient linear circuit analysis by Pad\u00e9 approximation via the Lanczos process. IEEE Trans. Comput Aided Des. Integr. Circuits Syst. 14, 639\u2013649 (1995)","journal-title":"IEEE Trans. Comput Aided Des. Integr. Circuits Syst."},{"issue":"10","key":"2750_CR17","doi-asserted-by":"publisher","first-page":"4177","DOI":"10.1109\/TCSI.2022.3189389","volume":"69","author":"L Feng","year":"2022","unstructured":"L. Feng, L. Lombardi, P. Benner, D. Romano, G. Antonini, Model order reduction for delayed PEEC models with guaranteed accuracy and observed stability. IEEE Trans. Circuits Syst. I Regul. Pap. 69(10), 4177\u20134190 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"unstructured":"R.W. Freund, SPRIM: structure-preserving reduced-order interconnect macromodeling. In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design, CA, USA (2004), pp. 80\u201387","key":"2750_CR18"},{"issue":"7","key":"2750_CR19","doi-asserted-by":"publisher","first-page":"799","DOI":"10.1109\/43.851995","volume":"19","author":"PK Gunupudi","year":"2000","unstructured":"P.K. Gunupudi, M. Nakhia, R. Achar, Simulation of high-speed distributed interconnects using Krylov-space techniques. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(7), 799\u2013808 (2000)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"2750_CR20","first-page":"1542","volume":"69","author":"Y Huang","year":"2022","unstructured":"Y. Huang, Y.L. Jiang, K.L. Xu, Model order reduction of RLC circuit system modeled by Port-Hamiltonian structure. IEEE Trans. Circuits Syst. II Express Briefs 69(3), 1542\u20131546 (2022)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2750_CR21","doi-asserted-by":"publisher","first-page":"2105","DOI":"10.1007\/s12555-019-0190-6","volume":"19","author":"S Jain","year":"2021","unstructured":"S. Jain, Y.V. Hote, Order diminution of LTI systems using modified big bang big crunch algorithm and Pade approximation with fractional order controller design. Int. J. Control Autom. Syst. 19, 2105\u20132121 (2021)","journal-title":"Int. J. Control Autom. Syst."},{"issue":"2","key":"2750_CR22","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/TAC.2011.2161839","volume":"57","author":"YL Jiang","year":"2012","unstructured":"Y.L. Jiang, H.B. Chen, Time domain model order reduction of general orthogonal polynomials for linear input\u2013output systems. IEEE Trans. Automat. Contr. 57(2), 330\u2013343 (2012)","journal-title":"IEEE Trans. Automat. Contr."},{"issue":"9","key":"2750_CR23","doi-asserted-by":"publisher","first-page":"3938","DOI":"10.1109\/TAC.2020.3027643","volume":"66","author":"YL Jiang","year":"2021","unstructured":"Y.L. Jiang, K.L. Xu, Frequency-limited reduced models for linear and bilinear systems on the Riemannian manifold. IEEE Trans. Automat. Contr. 66(9), 3938\u20133951 (2021)","journal-title":"IEEE Trans. Automat. Contr."},{"issue":"4","key":"2750_CR24","doi-asserted-by":"publisher","first-page":"1681","DOI":"10.1109\/TCSI.2021.3052838","volume":"68","author":"YL Jiang","year":"2021","unstructured":"Y.L. Jiang, J.M. Yang, Asymptotic waveform evaluation with higher order poles. IEEE Trans. Circuits Syst. I Regul. Pap. 68(4), 1681\u20131692 (2021)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"9","key":"2750_CR25","doi-asserted-by":"publisher","first-page":"1469","DOI":"10.1109\/22.868996","volume":"48","author":"L Knockaert","year":"2000","unstructured":"L. Knockaert, D. De Zutter, Laguerre-SVD reduced-order modeling. IEEE Trans. Microw. Theory Tech. 48(9), 1469\u20131475 (2000)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"issue":"2","key":"2750_CR26","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1080\/00207179308934394","volume":"57","author":"J Lam","year":"2012","unstructured":"J. Lam, Model reduction of delay systems using Pad approximants. Int. J. Control 57(2), 377\u2013391 (2012)","journal-title":"Int. J. Control"},{"issue":"3","key":"2750_CR27","doi-asserted-by":"publisher","first-page":"859","DOI":"10.1109\/TEMC.2019.2919909","volume":"62","author":"L Lombardi","year":"2020","unstructured":"L. Lombardi, Y. Tao, B. Nouri, F. Ferranti, G. Antonini, M.S. Nakhla, Parameterized model order reduction of delayed PEEC circuits. IEEE Trans. Electromagn. Compat. 62(3), 859\u2013869 (2020)","journal-title":"IEEE Trans. Electromagn. Compat."},{"issue":"8","key":"2750_CR28","doi-asserted-by":"publisher","first-page":"645","DOI":"10.1109\/43.712097","volume":"17","author":"A Odabasioglu","year":"1998","unstructured":"A. Odabasioglu, M. Celik, L.T. Pileggi, PRIMA: Passive reduced-order interconnect macromodeling algorithm. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(8), 645\u2013654 (1998)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"2750_CR29","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/TCAD.2004.839472","volume":"24","author":"JR Phillips","year":"2005","unstructured":"J.R. Phillips, L.M. Silveira, Poor man\u2019s TBR: a simple model reduction scheme. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(1), 43\u201355 (2005)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2750_CR30","doi-asserted-by":"publisher","first-page":"352","DOI":"10.1109\/43.45867","volume":"9","author":"LT Pillage","year":"1990","unstructured":"L.T. Pillage, R.A. Rohrer, Asymptotic waveform evaluation for timing analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 9, 352\u2013366 (1990)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"11","key":"2750_CR31","doi-asserted-by":"publisher","first-page":"5390","DOI":"10.1007\/s00034-020-01426-6","volume":"39","author":"ZY Qiu","year":"2020","unstructured":"Z.Y. Qiu, Y.L. Jiang, $$\\varepsilon $$\u2014Embedding model reduction method for time-delay differential algebra systems. Circuits Syst. Signal Process. 39(11), 5390\u20135405 (2020)","journal-title":"Circuits Syst. Signal Process."},{"issue":"9","key":"2750_CR32","doi-asserted-by":"publisher","first-page":"1354","DOI":"10.1109\/TCAD.2010.2059330","volume":"29","author":"T Reis","year":"2010","unstructured":"T. Reis, T. Stykel, PABTEC: passivity-preserving balanced truncation for electrical circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(9), 1354\u2013367 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"2750_CR33","doi-asserted-by":"publisher","first-page":"1815","DOI":"10.1109\/TCSI.2013.2295011","volume":"61","author":"ER Samuel","year":"2014","unstructured":"E.R. Samuel, L. Knockaert, T. Dhaene, Model order reduction of time-delay systems using a Laguerre expansion technique. IEEE Trans. Circuits Syst. I Regul. Pap. 61(6), 1815\u20131823 (2014)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2750_CR34","doi-asserted-by":"publisher","first-page":"3471","DOI":"10.1007\/s00034-015-0018-4","volume":"34","author":"A Sikander","year":"2015","unstructured":"A. Sikander, R. Prasad, Soft computing approach for model order reduction of linear time invariant systems. Circuits Syst. Signal Process. 34, 3471\u20133487 (2015)","journal-title":"Circuits Syst. Signal Process."},{"doi-asserted-by":"crossref","unstructured":"H. P. Singh, G.S. Virdi, RLC modeled interconnect delay analysis for high-speed on-chip VLSI interconnects. In 2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (2017), pp. 2199\u20132203","key":"2750_CR35","DOI":"10.1109\/ICECDS.2017.8389842"},{"doi-asserted-by":"crossref","unstructured":"T. Stykel, Balancing-related model reduction of circuit equations using topological structure. In: Model Reduction For Circuit Simulation (2011), pp. 53\u201383","key":"2750_CR36","DOI":"10.1007\/978-94-007-0089-5_3"},{"issue":"4","key":"2750_CR37","doi-asserted-by":"publisher","first-page":"830","DOI":"10.1109\/TADVP.2007.906240","volume":"30","author":"W Tseng","year":"2007","unstructured":"W. Tseng, C. Chen, E. Gad, M. Nakhla, R. Achar, Passive order reduction for RLC circuits with delay elements. IEEE Trans. Adv. Packag. 30(4), 830\u2013840 (2007)","journal-title":"IEEE Trans. Adv. Packag."},{"issue":"5","key":"2750_CR38","doi-asserted-by":"publisher","first-page":"1033","DOI":"10.1080\/00207179.2017.1380846","volume":"92","author":"XL Wang","year":"2019","unstructured":"X.L. Wang, Y.L. Jiang, An efficient hybrid reduction method for time-delay systems using Hermite expansions. Int. J. Control 92(5), 1033\u20131043 (2019)","journal-title":"Int. J. Control"},{"doi-asserted-by":"crossref","unstructured":"S. Wil, The need for novel model order reduction techniques in the electronics industry. In: Model Reduction for Circuit Simulation (Springer Netherlands, Dordrecht, 2011), pp. 3\u201323","key":"2750_CR39","DOI":"10.1007\/978-94-007-0089-5_1"},{"issue":"2","key":"2750_CR40","doi-asserted-by":"publisher","first-page":"762","DOI":"10.1007\/s00034-021-01828-0","volume":"41","author":"H Yang","year":"2022","unstructured":"H. Yang, Y. Zhang, X. Huang, S. Hong, Positivity and exponential stability of coupled homogeneous time-delay differential-difference equations of degree one. Circuits Syst. Signal Process. 41(2), 762\u2013788 (2022)","journal-title":"Circuits Syst. Signal Process."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02750-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02750-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02750-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T12:10:13Z","timestamp":1723637413000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02750-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":40,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2024,9]]}},"alternative-id":["2750"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02750-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2024,6,16]]},"assertion":[{"value":"29 July 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 June 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no Conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}