{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:01:52Z","timestamp":1773842512876,"version":"3.50.1"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T00:00:00Z","timestamp":1719619200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T00:00:00Z","timestamp":1719619200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","award":["EE-9\/2\/2021-R &D-E"],"award-info":[{"award-number":["EE-9\/2\/2021-R &D-E"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1007\/s00034-024-02760-9","type":"journal-article","created":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T14:04:18Z","timestamp":1719842658000},"page":"6487-6509","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Approximate Floating Point Precise Carry Prediction Adder for FIR Filter Applications"],"prefix":"10.1007","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-1298-6399","authenticated-orcid":false,"given":"C.","family":"Sridhar","sequence":"first","affiliation":[]},{"given":"Aniruddha","family":"Kanhe","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,6,29]]},"reference":[{"key":"2760_CR1","doi-asserted-by":"publisher","first-page":"117232","DOI":"10.1109\/ACCESS.2021.3107370","volume":"9","author":"W Ahmad","year":"2021","unstructured":"W. Ahmad, B. Ayrancioglu, I. Hamzaoglu, Low error efficient approximate adders for fpgas. IEEE Access 9, 117232\u2013117243 (2021). https:\/\/doi.org\/10.1109\/ACCESS.2021.3107370","journal-title":"IEEE Access"},{"issue":"8","key":"2760_CR2","doi-asserted-by":"publisher","first-page":"1089","DOI":"10.1109\/TCSII.2016.2633307","volume":"65","author":"O Akbari","year":"2018","unstructured":"O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, Rap-cla: a reconfigurable approximate carry look-ahead adder. IEEE Trans. Circuits Syst. II: Express Briefs 65(8), 1089\u20131093 (2018). https:\/\/doi.org\/10.1109\/TCSII.2016.2633307","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"2760_CR3","doi-asserted-by":"publisher","unstructured":"P.\u00a0Albicocco, G.C. Cardarilli, A.\u00a0Nannarelli, M.\u00a0Petricca, M.\u00a0Re, Imprecise arithmetic for low power image processing, pp. 983\u2013987 (2012). https:\/\/doi.org\/10.1109\/ACSSC.2012.6489164","DOI":"10.1109\/ACSSC.2012.6489164"},{"key":"2760_CR4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102940","volume":"72","author":"G Anusha","year":"2020","unstructured":"G. Anusha, P. Deepa, Design of approximate adders and multipliers for error tolerant image processing. Microprocess. Microsyst. 72, 102940 (2020). https:\/\/doi.org\/10.1016\/j.micpro.2019.102940","journal-title":"Microprocess. Microsyst."},{"key":"2760_CR5","doi-asserted-by":"publisher","unstructured":"P.\u00a0Balasubramanian, D.\u00a0Maskell, Hardware efficient approximate adder design, pp. 0806\u20130810 (2018). https:\/\/doi.org\/10.1109\/TENCON.2018.8650127","DOI":"10.1109\/TENCON.2018.8650127"},{"key":"2760_CR6","doi-asserted-by":"publisher","unstructured":"P.\u00a0Balasubramanian, D.L. Maskell, Hardware optimized and error reduced approximate adder. Electronics 8(11) (2019). https:\/\/doi.org\/10.3390\/electronics8111212","DOI":"10.3390\/electronics8111212"},{"key":"2760_CR7","doi-asserted-by":"publisher","unstructured":"S.\u00a0Becker, M.\u00a0Ackermann, S.\u00a0Lapuschkin, K.R. M\u00fcller, W.\u00a0Samek, Interpreting and explaining deep neural networks for classification of audio signals. arXiv preprint arXiv:1807.03418 (2018). https:\/\/doi.org\/10.48550\/arXiv.1807.03418","DOI":"10.48550\/arXiv.1807.03418"},{"key":"2760_CR8","doi-asserted-by":"publisher","first-page":"6667","DOI":"10.1007\/s13369-018-3556-9","volume":"43","author":"GH Bin Talib","year":"2018","unstructured":"G.H. Bin Talib, A.H. El-Maleh, S.M. Sait, Design of fault tolerant adders: a review. Arab. J. Sci. Eng. 43, 6667\u20136692 (2018). https:\/\/doi.org\/10.1007\/s13369-018-3556-9","journal-title":"Arab. J. Sci. Eng."},{"issue":"9","key":"2760_CR9","doi-asserted-by":"publisher","first-page":"8969","DOI":"10.1007\/s13369-021-05708-2","volume":"46","author":"GH BinTalib","year":"2021","unstructured":"G.H. BinTalib, A.H. El-Maleh, Hybrid and double modular redundancy (dmr)-based fault-tolerant carry look-ahead adder design. Arab. J. Sci. Eng. 46(9), 8969\u20138981 (2021). https:\/\/doi.org\/10.1007\/s13369-021-05708-2","journal-title":"Arab. J. Sci. Eng."},{"issue":"4","key":"2760_CR10","doi-asserted-by":"publisher","first-page":"546","DOI":"10.1109\/TCAD.2011.2179038","volume":"31","author":"H Cho","year":"2012","unstructured":"H. Cho, L. Leem, S. Mitra, Ersa: error resilient system architecture for probabilistic applications. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 31(4), 546\u2013558 (2012). https:\/\/doi.org\/10.1109\/TCAD.2011.2179038","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"8","key":"2760_CR11","doi-asserted-by":"publisher","first-page":"1595","DOI":"10.1109\/TVLSI.2018.2822278","volume":"26","author":"A Dalloo","year":"2018","unstructured":"A. Dalloo, A. Najafi, A. Garcia-Ortiz, Systematic design of an approximate adder: the optimized lower part constant-or adder. IEEE Trans. Very Large Scale Integr. Syst 26(8), 1595\u20131599 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2822278","journal-title":"IEEE Trans. Very Large Scale Integr. Syst"},{"issue":"1","key":"2760_CR12","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1109\/TCSII.2019.2901060","volume":"67","author":"F Ebrahimi-Azandaryani","year":"2020","unstructured":"F. Ebrahimi-Azandaryani, O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, Block-based carry speculative approximate adder for energy-efficient applications. IEEE Trans. Circuits Syst. II: Express Briefs 67(1), 137\u2013141 (2020). https:\/\/doi.org\/10.1109\/TCSII.2019.2901060","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"8","key":"2760_CR13","doi-asserted-by":"publisher","first-page":"10667","DOI":"10.1007\/s13369-022-06652-5","volume":"47","author":"M Elkhayati","year":"2022","unstructured":"M. Elkhayati, Y. Elkettani, Uncnn: a new directed cnn model for isolated arabic handwritten characters recognition. Arab. J. Sci. Eng. 47(8), 10667\u201310688 (2022). https:\/\/doi.org\/10.1007\/s13369-022-06652-5","journal-title":"Arab. J. Sci. Eng."},{"issue":"1","key":"2760_CR14","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2013). https:\/\/doi.org\/10.1109\/TCAD.2012.2217962","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"2760_CR15","doi-asserted-by":"publisher","unstructured":"K.\u00a0Joshi, V.\u00a0Fernando, S.\u00a0Misailovic, Statistical algorithmic profiling for randomized approximate programs, pp. 608\u2013618 (2019). https:\/\/doi.org\/10.1109\/ICSE.2019.00071","DOI":"10.1109\/ICSE.2019.00071"},{"key":"2760_CR16","unstructured":"W.\u00a0Kahan, IEEE Standard 754 For Binary Floating-point Arithmetic, vol. 754 (1996)"},{"issue":"9","key":"2760_CR17","doi-asserted-by":"publisher","first-page":"2036","DOI":"10.1109\/TC.2021.3119187","volume":"71","author":"E Kalali","year":"2022","unstructured":"E. Kalali, R. van Leuken, Near-precise parameter approximation for multiple multiplications on a single dsp block. IEEE Trans. Comput. 71(9), 2036\u20132047 (2022). https:\/\/doi.org\/10.1109\/TC.2021.3119187","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"2760_CR18","doi-asserted-by":"publisher","first-page":"660","DOI":"10.1109\/TC.2018.2880742","volume":"68","author":"MS Kim","year":"2019","unstructured":"M.S. Kim, A.A.D. Barrio, L.T. Oliveira, R. Hermida, N. Bagherzadeh, Efficient Mitchell\u2019s approximate log multipliers for convolutional neural networks. IEEE Trans. Comput. 68(5), 660\u2013675 (2019). https:\/\/doi.org\/10.1109\/TC.2018.2880742","journal-title":"IEEE Trans. Comput."},{"key":"2760_CR19","doi-asserted-by":"publisher","first-page":"119939","DOI":"10.1109\/ACCESS.2021.3108443","volume":"9","author":"J Lee","year":"2021","unstructured":"J. Lee, H. Seo, H. Seok, Y. Kim, A novel approximate adder design using error reduced carry prediction and constant truncation. IEEE Access 9, 119939\u2013119953 (2021). https:\/\/doi.org\/10.1109\/ACCESS.2021.3108443","journal-title":"IEEE Access"},{"key":"2760_CR20","doi-asserted-by":"publisher","first-page":"52227","DOI":"10.1109\/ACCESS.2018.2870273","volume":"6","author":"B Liu","year":"2018","unstructured":"B. Liu, H. Qin, Y. Gong, W. Ge, M. Xia, L. Shi, Eera-asr: an energy-efficient reconfigurable architecture for automatic speech recognition with hybrid dnn and approximate computing. IEEE Access 6, 52227\u201352237 (2018). https:\/\/doi.org\/10.1109\/ACCESS.2018.2870273","journal-title":"IEEE Access"},{"issue":"5","key":"2760_CR21","doi-asserted-by":"publisher","first-page":"1268","DOI":"10.1109\/TC.2014.2317180","volume":"64","author":"C Liu","year":"2015","unstructured":"C. Liu, J. Han, F. Lombardi, An analytical framework for evaluating the error characteristics of approximate adders. IEEE Trans. Comput. 64(5), 1268\u20131281 (2015). https:\/\/doi.org\/10.1109\/TC.2014.2317180","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"2760_CR22","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/JRPROC.1961.287779","volume":"49","author":"OL Macsorley","year":"1961","unstructured":"O.L. Macsorley, High-speed arithmetic in binary computers. Proc. IRE 49(1), 67\u201391 (1961). https:\/\/doi.org\/10.1109\/JRPROC.1961.287779","journal-title":"Proc. IRE"},{"issue":"4","key":"2760_CR23","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","volume":"57","author":"HR Mahdiani","year":"2010","unstructured":"H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, Bio-inspired imprecise computational blocks for efficient vlsi implementation of soft-computing applications. IEEE Trans. Circuits Syst. I: Regul. Pap. 57(4), 850\u2013862 (2010). https:\/\/doi.org\/10.1109\/TCSI.2009.2027626","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"4","key":"2760_CR24","doi-asserted-by":"publisher","first-page":"800","DOI":"10.1109\/TVLSI.2021.3056243","volume":"29","author":"M Masadeh","year":"2021","unstructured":"M. Masadeh, O. Hasan, S. Tahar, Machine-learning-based self-tunable design of approximate computing. IEEE Trans. Very Large Scale Integr. Syst. 29(4), 800\u2013813 (2021). https:\/\/doi.org\/10.1109\/TVLSI.2021.3056243","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2760_CR25","unstructured":"D.\u00a0Nanu, P.K. Roshini, D.\u00a0Sowkarthiga, K.S.A. Ameen, Approximate adder design using cpl logic for image compression. Int. J. Innov. Res. Dev. (2014). https:\/\/api.semanticscholar.org\/CorpusID:62341737"},{"issue":"1","key":"2760_CR26","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1002\/cta.2831","volume":"49","author":"R Omidi","year":"2021","unstructured":"R. Omidi, S. Sharifzadeh, Design of low power approximate floating-point adders. Int. J. Circuit Theory Appl. 49(1), 185\u2013195 (2021). https:\/\/doi.org\/10.1002\/cta.2831","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2760_CR27","unstructured":"K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. Wiley (2007)"},{"issue":"11","key":"2760_CR28","doi-asserted-by":"publisher","first-page":"3456","DOI":"10.1109\/TCSII.2021.3077669","volume":"68","author":"S Perri","year":"2021","unstructured":"S. Perri, F. Spagnolo, F. Frustaci, P. Corsonello, Accuracy improved low-energy multi-bit approximate adders in qca. IEEE Trans. Circuits Syst. II: Express Briefs 68(11), 3456\u20133460 (2021). https:\/\/doi.org\/10.1109\/TCSII.2021.3077669","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"2760_CR29","doi-asserted-by":"publisher","unstructured":"B.S. Prabakaran, S.\u00a0Rehman, M.A. Hanif, S.\u00a0Ullah, G.\u00a0Mazaheri, A.\u00a0Kumar, M.\u00a0Shafique, Demas: An efficient design methodology for building approximate adders for fpga-based systems, pp. 917\u2013920 (2018). https:\/\/doi.org\/10.23919\/DATE.2018.8342140","DOI":"10.23919\/DATE.2018.8342140"},{"issue":"11","key":"2760_CR30","doi-asserted-by":"publisher","first-page":"4200","DOI":"10.1109\/TCSI.2019.2918241","volume":"66","author":"F Sabetzadeh","year":"2019","unstructured":"F. Sabetzadeh, M.H. Moaiyeri, M. Ahmadinejad, A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I: Regul. Pap. 66(11), 4200\u20134208 (2019). https:\/\/doi.org\/10.1109\/TCSI.2019.2918241","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"2760_CR31","doi-asserted-by":"publisher","unstructured":"H.\u00a0Seo, Y.S. Yang, Y.\u00a0Kim, Design and analysis of an approximate adder with hybrid error reduction. Electronics 9(3) (2020). https:\/\/doi.org\/10.3390\/electronics9030471","DOI":"10.3390\/electronics9030471"},{"key":"2760_CR32","doi-asserted-by":"publisher","unstructured":"Q.\u00a0Tian, Y.\u00a0Wang, G.\u00a0Liu, X.\u00a0Liu, J.\u00a0Diao, H.\u00a0Xu, Hardware-efficient parallel fir filter structure based on modified cook-toom algorithm, pp. 342\u2013345 (2018). https:\/\/doi.org\/10.1109\/APCCAS.2018.8605574","DOI":"10.1109\/APCCAS.2018.8605574"},{"key":"2760_CR33","doi-asserted-by":"publisher","unstructured":"J.\u00a0Wang, J.\u00a0Lin, Z.\u00a0Wang, Efficient convolution architectures for convolutional neural network, pp. 1\u20135 (2016). https:\/\/doi.org\/10.1109\/WCSP.2016.7752726","DOI":"10.1109\/WCSP.2016.7752726"},{"issue":"12","key":"2760_CR34","doi-asserted-by":"publisher","first-page":"4648","DOI":"10.1109\/TCSI.2019.2942092","volume":"66","author":"S Zheng","year":"2019","unstructured":"S. Zheng, P. Ouyang, D. Song, X. Li, L. Liu, S. Wei, S. Yin, An ultra-low power binarized convolutional neural network-based speech recognition processor with on-chip self-learning. IEEE Trans. Circuits Syst. I: Regul. Pap. 66(12), 4648\u20134661 (2019). https:\/\/doi.org\/10.1109\/TCSI.2019.2942092","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"2760_CR35","doi-asserted-by":"publisher","first-page":"9703","DOI":"10.1007\/s13369-021-05455-4","volume":"46","author":"W Zheng","year":"2021","unstructured":"W. Zheng, Y. Zhao, Y. Chen, J. Park, H. Shin, Hardware architecture exploration for deep neural networks. Arab. J. Sci. Eng. 46, 9703\u20139712 (2021). https:\/\/doi.org\/10.1007\/s13369-021-05455-4","journal-title":"Arab. J. Sci. Eng."},{"issue":"8","key":"2760_CR36","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"N Zhu","year":"2010","unstructured":"N. Zhu, W.L. Goh, W. Zhang, K.S. Yeo, Z.H. Kong, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integr. Syst. 18(8), 1225\u20131229 (2010). https:\/\/doi.org\/10.1109\/TVLSI.2009.2020591","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02760-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02760-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02760-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,23]],"date-time":"2024-08-23T23:01:24Z","timestamp":1724454084000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02760-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,29]]},"references-count":36,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024,10]]}},"alternative-id":["2760"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02760-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,29]]},"assertion":[{"value":"17 August 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 May 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 June 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 June 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors doesn\u2019t have any Conflict of interest to disclose.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}