{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T17:09:24Z","timestamp":1748452164324,"version":"3.37.3"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T00:00:00Z","timestamp":1721088000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T00:00:00Z","timestamp":1721088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"name":"Spanish Ministerio de Ciencia e Innovaci\u00f3n (MCI), Agencia Estatal de Investigaci\u00f3n (AEI) and European Region Development Fund","award":["RTI2018-097088-B-C33 and PID2021-128009OB-C33"],"award-info":[{"award-number":["RTI2018-097088-B-C33 and PID2021-128009OB-C33"]}]},{"name":"Ministerio de Educacion, Cultura y Deporte, Gobierno de Espa\u00f1a","award":["PRX18\/00565"],"award-info":[{"award-number":["PRX18\/00565"]}]},{"name":"Fundaci\u00f3n S\u00e9neca de la Regi\u00f3n de Murcia","award":["21187\/EE\/19"],"award-info":[{"award-number":["21187\/EE\/19"]}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/N0317681\/1"],"award-info":[{"award-number":["EP\/N0317681\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005741","name":"Universidad Polit\u00e9cnica de Cartagena","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100005741","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,10]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Analog circuits composed by large number of nodes in a tightly coupled structure pose significant challenges due to their prohibitive CPU simulation time. This work describes a method to speed up the simulation of such circuits by means of the combination of space state formulation of circuit equations with explicit integration methods parallelized over a many-core processor such as a GPU. Although stability of explicit techniques require smaller integration steps compared to implicit methods, the proposed method employs a fast estimate of the maximum allowed step size to guarantee numerical stability, which yields a shorter simulation time for increasing complexity circuit architectures. Moreover, the proposed technique can be straightforward parallelized on a many core architecture. The proposed method is demonstrated with two examples using constant and variable coefficients respectively: an RLC interconnect and a MOS-C network to perform Gaussian filtering of medium resolution images. The results obtained have been compared to a parallel version of SPICE and show improvements up to two orders of magnitude for transient simulations depending of the circuit size.<\/jats:p>","DOI":"10.1007\/s00034-024-02780-5","type":"journal-article","created":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T11:02:13Z","timestamp":1721127733000},"page":"6115-6131","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Accelerated Simulation of Passive Analog Circuits Over GPU Using Explicit Integration Methods"],"prefix":"10.1007","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2419-9275","authenticated-orcid":false,"given":"Gin\u00e9s","family":"Dom\u00e9nech-Asensi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom J.","family":"Kazmierski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,7,16]]},"reference":[{"key":"2780_CR1","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TPDS.2014.2312199","volume":"26","author":"X Chen","year":"2015","unstructured":"X. Chen, L. Ren, Y. Wang, H. Yang, GPU-accelerated sparse LU factorization for circuit simulation with performance modeling. IEEE Trans. Parallel Distrib. Syst. 26, 786\u2013795 (2015). https:\/\/doi.org\/10.1109\/TPDS.2014.2312199","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"2780_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1824801.1824814","volume":"37","author":"TA Davis","year":"2010","unstructured":"T.A. Davis, E.P. Natarajan, Algorithm 907: KLU, a direct sparse solver for circuit simulation problems. ACM Trans. Math. Softw. 37, 1\u201317 (2010). https:\/\/doi.org\/10.1145\/1824801.1824814","journal-title":"ACM Trans. Math. Softw."},{"key":"2780_CR3","doi-asserted-by":"publisher","unstructured":"G. Domenech-Asensi, T.J. Kazmierski, Stability and efficiency of explicit integration in interconnect analysis on GPUs. in 2020 International Symposium on Circuits and Systems, Seville, Spain, pp. 1-5 (2020) https:\/\/doi.org\/10.1109\/ISCAS45731.2020.9181157","DOI":"10.1109\/ISCAS45731.2020.9181157"},{"key":"2780_CR4","doi-asserted-by":"publisher","unstructured":"G. Domenech-Asensi, T.J. Kazmierski, High-speed analog simulation of CMOS vision chips using explicit integration techniques on many-core processors, in 2020 Design Automation and Test in Europe Conference, Grenoble, France, 646-649 (2020) https:\/\/doi.org\/10.23919\/DATE48585.2020.9116270.","DOI":"10.23919\/DATE48585.2020.9116270."},{"key":"2780_CR5","doi-asserted-by":"publisher","first-page":"859","DOI":"10.1002\/cta.759","volume":"40","author":"J Fernandez-Berni","year":"2012","unstructured":"J. Fernandez-Berni, R. Carmona-Galan, All-MOS implementation of RC networks for time-controlled Gaussian spatial filtering. Int. J. Circuit Theory Appl. 40, 859\u201376 (2012). https:\/\/doi.org\/10.1002\/cta.759","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2780_CR6","doi-asserted-by":"publisher","unstructured":"K. Gulati, J.F. Croix, S.P. Khatri, R. Shastry, Fast circuit simulation on graphics processing units\u201d, in 2009 Asia and South Pacific Design Automation Conference. Yokohama, Japan 403\u2013408 (2009). https:\/\/doi.org\/10.1109\/ASPDAC.2009.4796514","DOI":"10.1109\/ASPDAC.2009.4796514"},{"key":"2780_CR7","doi-asserted-by":"publisher","unstructured":"L. Han, Z. Feng, TinySPICE plus: scaling up statistical SPICE simulations on GPU leveraging shared-memory based sparse matrix solution techniques. In: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, USA, pp. 1\u20136 (2016). https:\/\/doi.org\/10.1145\/2966986.2967081","DOI":"10.1145\/2966986.2967081"},{"key":"2780_CR8","doi-asserted-by":"publisher","first-page":"1140","DOI":"10.1109\/TVLSI.2015.2421287","volume":"24","author":"K He","year":"2016","unstructured":"K. He, S.X. Tan, H. Wang, G. Shi, GPU-accelerated parallel sparse LU factorization method for fast circuit analysis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24, 1140\u20131150 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2015.2421287","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2780_CR9","volume-title":"Numerical Methods for Engineers and Sciencists","author":"JD Hoffman","year":"2001","unstructured":"J.D. Hoffman, Numerical Methods for Engineers and Sciencists (CRC Press, Boca Raton, 2001)"},{"key":"2780_CR10","first-page":"67","volume-title":"Handbook of Computer Vision and Applications","author":"B Jahne","year":"1999","unstructured":"B. Jahne, Multiresolutional signal representation, in Handbook of Computer Vision and Applications. ed. by B. J\u00e4hne, H. Hau\u00dfecker, P. Gei\u00dfler (Academic Press, Cambridge, 1999), pp.67\u201392"},{"key":"2780_CR11","doi-asserted-by":"publisher","first-page":"1240","DOI":"10.1049\/el:19920783","volume":"28","author":"Y Kang","year":"1992","unstructured":"Y. Kang, J.G. Lacy, Conversion of MNA equations to state variable form for nonlinear dynamical circuits. Electron. Lett. 28, 1240\u201341 (1992). https:\/\/doi.org\/10.1049\/el:19920783","journal-title":"Electron. Lett."},{"key":"2780_CR12","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/TCAD.2011.2176124","volume":"31","author":"TJ Kazmierski","year":"2012","unstructured":"T.J. Kazmierski, L. Wang, B.M. Al-Hashimi, G.V. Merrett, An explicit linearized state-space technique for accelerated simulation of electromagnetic vibration energy harvesters. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 31, 522\u2013531 (2012). https:\/\/doi.org\/10.1109\/TCAD.2011.2176124","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"2780_CR13","doi-asserted-by":"publisher","unstructured":"K.C.A. Lam, M. Zwolinski, Circuit simulation using state space equations. in 9th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Villach, Austria, pp. 177\u2013180 (2013). https:\/\/doi.org\/10.1109\/PRIME.2013.6603135","DOI":"10.1109\/PRIME.2013.6603135"},{"key":"2780_CR14","unstructured":"F. Lannutti, F. Menichelli, M. Olivieri, CUSPICE The revolutionary NGSPICE on CUDA Platforms. in 12th MOS-AK Workshop at the ESSDERC\/ESSCIRC Conference, Venice, Italy, (2014)"},{"key":"2780_CR15","doi-asserted-by":"publisher","first-page":"2518","DOI":"10.1109\/TVLSI.2018.2858014","volume":"26","author":"W Lee","year":"2018","unstructured":"W. Lee, R. Achar, M.S. Nakhla, Dynamic GPU parallel sparse LU factorization for fast circuit simulation. IEEE Trans. Very Large Scale Integr. Syst. 26, 2518\u20132529 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2858014","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2780_CR16","doi-asserted-by":"publisher","first-page":"2106","DOI":"10.1109\/TCAD.2017.2681072","volume":"36","author":"Y Liang","year":"2017","unstructured":"Y. Liang, W.T. Tang, R. Zhao, M. Lu, H.P. Huynh, R.S.M. Goh, Scale-free sparse matrix-vector multiplication on many-core architectures. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 36, 2106\u20132119 (2017). https:\/\/doi.org\/10.1109\/TCAD.2017.2681072","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"2780_CR17","unstructured":"NVIDIA Corporation: CUDA C Programming Guide Version 7.0. http:\/\/docs.nvidia.com\/cuda\/cudacprogramming-guide\/ (2018). Accessed 21 Nov 2018"},{"key":"2780_CR18","unstructured":"NVIDIA Corporation: Cusolver Library, document DU-06709-001 v9.0. NVIDIA Corporation. (2017)"},{"key":"2780_CR19","doi-asserted-by":"publisher","unstructured":"R.E. Poore, GPU-accelerated time-domain circuit simulation, in 2009 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA (2009), pp.629\u2013632. https:\/\/doi.org\/10.1109\/CICC.2009.5280743","DOI":"10.1109\/CICC.2009.5280743"},{"key":"2780_CR20","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1016\/j.future.2003.07.011","volume":"20","author":"O Schenk","year":"2004","unstructured":"O. Schenk, K. Gartner, Solving unsymmetric sparse systems of linear equations with PARDISO. Futur. Gener. Comput. Syst. 20, 475\u201387 (2004). https:\/\/doi.org\/10.1016\/j.future.2003.07.011","journal-title":"Futur. Gener. Comput. Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02780-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02780-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02780-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,23]],"date-time":"2024-08-23T23:07:45Z","timestamp":1724454465000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02780-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,16]]},"references-count":20,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024,10]]}},"alternative-id":["2780"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02780-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2024,7,16]]},"assertion":[{"value":"10 December 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 June 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 June 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 July 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}