{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:00:58Z","timestamp":1771657258518,"version":"3.50.1"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T00:00:00Z","timestamp":1723507200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T00:00:00Z","timestamp":1723507200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1007\/s00034-024-02818-8","type":"journal-article","created":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T14:59:27Z","timestamp":1723561167000},"page":"7498-7520","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Design and Analysis of a Power-Efficient Dynamic Comparator with an Improved Transconductance in Ultra-low Power SAR ADC Applications"],"prefix":"10.1007","volume":"43","author":[{"given":"Zahra Mehrabi","family":"Moghadam","sequence":"first","affiliation":[]},{"given":"Mohammad Reza","family":"Salehi","sequence":"additional","affiliation":[]},{"given":"Salman Roudgar","family":"Nashta","sequence":"additional","affiliation":[]},{"given":"Ebrahim","family":"Abiri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,8,13]]},"reference":[{"issue":"2","key":"2818_CR1","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/TVLSI.2013.2241799","volume":"22","author":"S Babayan-Mashhadi","year":"2014","unstructured":"S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(2), 343\u2013352 (2014). https:\/\/doi.org\/10.1109\/TVLSI.2013.2241799","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2818_CR2","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1007\/s10470-015-0632-x","volume":"86","author":"P Bahmanyar","year":"2016","unstructured":"P. Bahmanyar, M. Maymandi-Nejad, S. Hosseini-Khayat, M. Berekovic, Design and analysis of an ultra-low-power double-tail latched comparator for biomedical applications. Analog Integr. Circ. Sig. Process 86, 159\u2013169 (2016)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"2818_CR3","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1007\/s10470-016-0916-9","volume":"90","author":"G De La Fuente-Cortes","year":"2017","unstructured":"G. De La Fuente-Cortes, G. Espinosa Flores-Verdad, V.R. Gonzalez-Diaz, A. Diaz-Mendez, A new CMOS comparator robust to process and temperature variations for SAR ADC converters. Analog Integr. Circ. Signal Process. 90, 301\u2013308 (2017)","journal-title":"Analog Integr. Circ. Signal Process."},{"key":"2818_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2018.05.006","volume":"78","author":"AK Dubey","year":"2018","unstructured":"A.K. Dubey, R. Nagaria, Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: a low-power, high-speed design approach using bulk-driven load. Microelectron. J. 78, 1\u201310 (2018)","journal-title":"Microelectron. J."},{"issue":"1","key":"2818_CR5","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1049\/cds2.12008","volume":"15","author":"JK Folla","year":"2021","unstructured":"J.K. Folla, M.L. Crespo, E.T. Wembe, M.A. Bhuiyan, A. Cicuttin, B.Z. Essimbi, M.B. Reaz, A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage. IET Circuits Devices Syst. 15(1), 65\u201377 (2021)","journal-title":"IET Circuits Devices Syst."},{"key":"2818_CR6","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/s10470-018-1250-1","volume":"97","author":"B Ghanavati","year":"2018","unstructured":"B. Ghanavati, E. Abiri, A. Keyhani, M. Salehi, A. Sanyal, An energy efficient SAR ADC with lowest total switching energy consumption. Analog Integr. Circ. Sig. Process 97, 123\u2013133 (2018)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"2818_CR7","doi-asserted-by":"publisher","first-page":"1395","DOI":"10.1007\/s00542-019-04672-0","volume":"26","author":"P Ghoshal","year":"2020","unstructured":"P. Ghoshal, C. Dey, S.K. Sen, A 4 bit highly energy and area efficient SC SAR ADC based on a combinational technique with reduced reset energy. Microsyst. Technol. 26, 1395\u20131404 (2020)","journal-title":"Microsyst. Technol."},{"key":"2818_CR8","doi-asserted-by":"publisher","first-page":"153682","DOI":"10.1016\/j.aeue.2021.153682","volume":"134","author":"A Gupta","year":"2021","unstructured":"A. Gupta, A. Singh, A. Agarwal, A low-power high-resolution dynamic voltage comparator with input signal dependent power down technique. AEU-Int. J. Electron. Commun. 134, 153682 (2021)","journal-title":"AEU-Int. J. Electron. Commun."},{"issue":"2","key":"2818_CR9","doi-asserted-by":"publisher","first-page":"256","DOI":"10.1016\/j.mejo.2013.11.012","volume":"45","author":"M Hassanpourghadi","year":"2014","unstructured":"M. Hassanpourghadi, M. Zamani, M. Sharifkhani, A low-power low-offset dynamic comparator for analog to digital converters. Microelectron. J. 45(2), 256\u2013262 (2014)","journal-title":"Microelectron. J."},{"issue":"5","key":"2818_CR10","doi-asserted-by":"publisher","first-page":"911","DOI":"10.1109\/TCSI.2009.2015207","volume":"56","author":"J He","year":"2009","unstructured":"J. He, S. Zhan, D. Chen, R.L. Geiger, Analyses of static and dynamic random offset voltages in dynamic comparators. IEEE Trans. Circuits Syst. I Regul. Pap. 56(5), 911\u2013919 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"5","key":"2818_CR11","doi-asserted-by":"publisher","first-page":"1840","DOI":"10.1109\/TCSI.2018.2868241","volume":"66","author":"HC Hong","year":"2018","unstructured":"H.C. Hong, L.Y. Lin, Y. Chiu, Design of a 0.20\u20130.25-V, sub-nW, rail-to-rail, 10-bit SAR ADC for self-sustainable IoT applications. IEEE Trans. Circuits Syst. Regul. Pap. 66(5), 1840\u20131852 (2018)","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"issue":"1","key":"2818_CR12","doi-asserted-by":"publisher","first-page":"60","DOI":"10.3390\/mi15010060","volume":"15","author":"Y Hu","year":"2023","unstructured":"Y. Hu, C. Chen, Q. Huang, L. Hu, B. Tang, M. Hu, B. Yuan, Z. Wu, B. Li, A hybrid energy-efficient, area-efficient, low-complexity switching scheme in SAR ADC for biosensor applications. Micromachines. 15(1), 60 (2023)","journal-title":"Micromachines."},{"issue":"12","key":"2818_CR13","doi-asserted-by":"publisher","first-page":"4829","DOI":"10.1007\/s00034-017-0630-6","volume":"36","author":"W Jendernalik","year":"2017","unstructured":"W. Jendernalik, An ultra-low-energy analog comparator for A\/D converters in CMOS image sensors. Circuits Syst. Signal Process. 36(12), 4829\u20134843 (2017)","journal-title":"Circuits Syst. Signal Process."},{"issue":"7","key":"2818_CR14","first-page":"2317","volume":"68","author":"A Joshi","year":"2021","unstructured":"A. Joshi, H. Shrimali, S.K. Sharma, Digitally assisted secondary switch-and-compare technique for a SAR ADC. IEEE Trans. Circuits Syst. II Express Briefs 68(7), 2317\u20132321 (2021)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2818_CR15","doi-asserted-by":"publisher","first-page":"154075","DOI":"10.1016\/j.aeue.2021.154075","volume":"145","author":"M Karamimanesh","year":"2022","unstructured":"M. Karamimanesh, E. Abiri, K. Hassanli, M.R. Salehi, A. Darabi, A write bit-line free sub-threshold SRAM cell with fully half-select free feature and high reliability for ultra-low power applications. AEU-Int. J. Electron. Commun. 145, 154075 (2022)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2818_CR16","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1016\/j.vlsi.2019.07.001","volume":"69","author":"A Khorami","year":"2019","unstructured":"A. Khorami, R. Saeidi, M. Sachdev, M. Sharifkhani, A low-power dynamic comparator for low-offset applications. Integration 69, 23\u201330 (2019)","journal-title":"Integration"},{"issue":"7","key":"2818_CR17","doi-asserted-by":"publisher","first-page":"886","DOI":"10.1016\/j.aeue.2016.04.002","volume":"70","author":"A Khorami","year":"2016","unstructured":"A. Khorami, M. Sharifkhani, High-speed low-power comparator for analog to digital converters. AEU-Int. J. Electron. Commun. 70(7), 886\u2013894 (2016)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2818_CR18","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1016\/j.mejo.2017.04.006","volume":"64","author":"A Khorami","year":"2017","unstructured":"A. Khorami, M. Sharifkhani, Excess power elimination in high-resolution dynamic comparators. Microelectron. J. 64, 45\u201352 (2017)","journal-title":"Microelectron. J."},{"issue":"10","key":"2818_CR19","doi-asserted-by":"publisher","first-page":"1777","DOI":"10.1002\/cta.2500","volume":"46","author":"A Khorami","year":"2018","unstructured":"A. Khorami, M. Sharifkhani, A low-power technique for high-resolution dynamic comparators. Int. J. Circuit Theory Appl. 46(10), 1777\u20131795 (2018)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2818_CR20","doi-asserted-by":"publisher","first-page":"2093","DOI":"10.1007\/s00542-018-4229-z","volume":"25","author":"B Lee","year":"2019","unstructured":"B. Lee, H. Kim, J. Kim, K. Han, D.-I.D. Cho, H. Ko, A low-power 33 pJ\/conversion-step 12-bit SAR resistance-to-digital converter for microsensors. Microsyst. Technol. 25, 2093\u20132098 (2019)","journal-title":"Microsyst. Technol."},{"issue":"1","key":"2818_CR21","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/TCSI.2014.2349571","volume":"62","author":"JY Lin","year":"2014","unstructured":"J.Y. Lin, C.C. Hsieh, A 0.3\u00a0V 10-bit 1.17 f SAR ADC with merge and split switching in 90\u00a0nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 70\u201379 (2014)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"5","key":"2818_CR22","doi-asserted-by":"publisher","first-page":"1158","DOI":"10.1109\/TCSI.2013.2239175","volume":"60","author":"J Lu","year":"2013","unstructured":"J. Lu, J. Holleman, A low-power high-precision comparator with time-domain bulk-tuned offset cancellation. IEEE Trans. Circuits Syst. I Regul. Pap. 60(5), 1158\u20131167 (2013)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"2818_CR23","doi-asserted-by":"publisher","first-page":"1573","DOI":"10.1007\/s11277-021-09201-9","volume":"123","author":"S Nejadhasan","year":"2022","unstructured":"S. Nejadhasan, Z. Mehrabi-Moghadam, E. Abiri, M.R. Salehi, Design of a dynamic ADC comparator with low power and low delay time for IoT Application. Wireless Pers. Commun. 123(2), 1573\u20131591 (2022)","journal-title":"Wireless Pers. Commun."},{"issue":"3","key":"2818_CR24","doi-asserted-by":"publisher","first-page":"2345","DOI":"10.1007\/s13369-018-3478-6","volume":"44","author":"S Polineni","year":"2019","unstructured":"S. Polineni, M. Bhat, A. Rajan, A 10-Bit differential ultra-low-power SAR ADC with an enhanced MSB capacitor-split switching technique. Arab. J. Sci. Eng. 44(3), 2345\u20132353 (2019)","journal-title":"Arab. J. Sci. Eng."},{"issue":"7","key":"2818_CR25","doi-asserted-by":"publisher","first-page":"1301","DOI":"10.1109\/TVLSI.2014.2337236","volume":"23","author":"T Rabuske","year":"2014","unstructured":"T. Rabuske, F. Rabuske, J. Fernandes, C. Rodrigues, An 8-bit 0.35-V 5.04-fJ\/conversion-step SAR ADC with background self-calibration of comparator offset. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(7), 1301\u20131307 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"9","key":"2818_CR26","doi-asserted-by":"publisher","first-page":"4681","DOI":"10.1007\/s00034-020-01371-4","volume":"39","author":"G Raut","year":"2020","unstructured":"G. Raut, A.P. Shah, V. Sharma, G. Rajput, S.K. Vishvakarma, A 2.4-GS\/s power-efficient, high-resolution reconfigurable dynamic comparator for ADC architecture. Circuits Syst. Signal Process. 39(9), 4681\u20134694 (2020)","journal-title":"Circuits Syst. Signal Process."},{"key":"2818_CR27","unstructured":"B. Razavi, Design of analog CMOS integrated circuits. (2005)"},{"issue":"2","key":"2818_CR28","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/MSSC.2015.2418155","volume":"7","author":"B Razavi","year":"2015","unstructured":"B. Razavi, The StrongARM latch [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 7(2), 12\u201317 (2015)","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"12","key":"2818_CR29","doi-asserted-by":"publisher","first-page":"1916","DOI":"10.1109\/4.173122","volume":"27","author":"B Razavi","year":"1992","unstructured":"B. Razavi, B.A. Wooley, Design techniques for high-speed, high-resolution comparators. IEEE J. Solid-State Circuits 27(12), 1916\u20131926 (1992)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2818_CR30","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1016\/j.mejo.2018.01.020","volume":"74","author":"V Savani","year":"2018","unstructured":"V. Savani, N. Devashrayee, Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator. Microelectron. J. 74, 116\u2013126 (2018)","journal-title":"Microelectron. J."},{"key":"2818_CR31","doi-asserted-by":"publisher","first-page":"153144","DOI":"10.1016\/j.aeue.2020.153144","volume":"118","author":"N Shahpari","year":"2020","unstructured":"N. Shahpari, M. Habibi, P. Malcovati, An early shutdown circuit for power reduction in high-precision dynamic comparators. AEU-Int. J. Electron. Commun. 118, 153144 (2020)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2818_CR32","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1016\/j.vlsi.2022.10.016","volume":"88","author":"M Vafaei","year":"2023","unstructured":"M. Vafaei, M. Hosseini, E. Abiri, M. Salehi, A 0.2-V 1.2\u00a0nW 1-KS\/s SAR ADC with a novel comparator structure for biomedical applications. Integration 88, 362\u2013370 (2023)","journal-title":"Integration"},{"key":"2818_CR33","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1016\/j.mejo.2018.11.017","volume":"83","author":"X Xin","year":"2019","unstructured":"X. Xin, J.P. Cai, T.T. Chen, Q. Di Yang, A 0.4-V 10-bit 10-KS\/s SAR ADC in 0.18\u00a0\u03bcm CMOS for low energy wireless senor network chip. Microelectron. J. 83, 104\u2013116 (2019)","journal-title":"Microelectron. J."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02818-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02818-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02818-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,2]],"date-time":"2024-11-02T18:04:57Z","timestamp":1730570697000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02818-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,13]]},"references-count":33,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2024,12]]}},"alternative-id":["2818"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02818-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8,13]]},"assertion":[{"value":"11 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 July 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 August 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 August 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"All authors freely agreed and gave their consent to participate on this work.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent to Participate"}},{"value":"All authors freely agreed and gave their consent for the publication of this paper.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for Publication"}}]}}