{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T03:35:38Z","timestamp":1773804938968,"version":"3.50.1"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1007\/s00034-024-02840-w","type":"journal-article","created":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T07:02:15Z","timestamp":1725260535000},"page":"7989-8008","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Design Approaches to Model Ternary D-Flip-Flop and Shift Registers in CNT Technology"],"prefix":"10.1007","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3314-5276","authenticated-orcid":false,"given":"Trapti","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Deepa","family":"Sharma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,9,2]]},"reference":[{"key":"2840_CR1","doi-asserted-by":"publisher","first-page":"15337","DOI":"10.1007\/s13369-023-08053-8","volume":"48","author":"E Abbasian","year":"2023","unstructured":"E. Abbasian, A. Aminzadeh, Anvari S. Taghipour, GNRFET-and CNTFET-based designs of highly efficient 22 T unbalanced single-trit ternary multiplier cell. Arab. J. Sci. Eng. 48, 15337\u201315352 (2023)","journal-title":"Arab. J. Sci. Eng."},{"issue":"3","key":"2840_CR2","doi-asserted-by":"publisher","first-page":"1007","DOI":"10.1149\/2162-8777\/acc137","volume":"12","author":"E Abbasian","year":"2023","unstructured":"E. Abbasian, S. Sofimowloodi, A. Sachdeva, Highly-efficient CNTFET-based unbalanced ternary logic gates. ECS J. Solid State Sci. Technol. 12(3), 1007 (2023)","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"2840_CR3","doi-asserted-by":"publisher","first-page":"1436514379","DOI":"10.1007\/s13369-023-07618-x","volume":"48","author":"E Abbasian","year":"2023","unstructured":"E. Abbasian, S. Sofimowloodi, A high-performance and energy-efficient ternary multiplier using CNTFETs. Arab. J. Sci. Eng. 48, 1436514379 (2023)","journal-title":"Arab. J. Sci. Eng."},{"key":"2840_CR4","doi-asserted-by":"publisher","first-page":"669","DOI":"10.1080\/00207217.2021.1941286","volume":"109","author":"A Daraei","year":"2021","unstructured":"A. Daraei, S.A. Hosseini, Alternative design techniques of quaternary latch, flip-flops and counters in nanoelectronics. Int. J. Electron. 109, 669\u2013698 (2021)","journal-title":"Int. J. Electron."},{"key":"2840_CR5","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A Compact SPICE model for carbon- nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"2840_CR6","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including non idealities and its application-part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"2840_CR7","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/TNANO.2020.3018867","volume":"19","author":"S Gadgil","year":"2020","unstructured":"S. Gadgil, C. Vudadha, Design of CNTFET-based ternary ALU using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661\u2013671 (2020)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2840_CR8","doi-asserted-by":"crossref","unstructured":"S. Gadgil, C. Vudadha, Design of CNFET-based low-power ternary sequential logic circuits, in 2021 IEEE 21st International Conference on Nanotechnology (NANO), Montreal, QC, Canada (2021), pp. 169\u2013172","DOI":"10.1109\/NANO51122.2021.9514328"},{"key":"2840_CR9","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1109\/TNANO.2022.3184759","volume":"21","author":"S Gadgil","year":"2022","unstructured":"S. Gadgil, C. Vudadha, Novel design methodologies for CNFET-based ternary sequential logic circuits. IEEE Trans. Nanotechnol. 21, 289\u2013298 (2022)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"1","key":"2840_CR10","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/JETCAS.2016.2528041","volume":"6","author":"V Gaudet","year":"2016","unstructured":"V. Gaudet, A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. IEEE J. Emerg. Sel. Top. Circuits Syst. 6(1), 5\u201312 (2016)","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"issue":"3","key":"2840_CR11","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MAHC.2005.49","volume":"27","author":"M Glusker","year":"2005","unstructured":"M. Glusker, D.M. Hogan, P. Vass, The ternary calculating machine of Thomas Fowler. IEEE Ann. Hist. Comput. 27(3), 4\u201322 (2005)","journal-title":"IEEE Ann. Hist. Comput."},{"key":"2840_CR12","doi-asserted-by":"publisher","first-page":"155088","DOI":"10.1016\/j.aeue.2023.155088","volume":"175","author":"SU Haq","year":"2024","unstructured":"S.U. Haq, E. Abbasian, V.K. Sharma, T. Khurshid, H. Fathi, Energy-efficient high-speed dynamic logic-based one-trit multiplier in CNTFET technology. AEU Int. J. Electron. Commun. 175, 155088 (2024)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2840_CR13","doi-asserted-by":"publisher","first-page":"595","DOI":"10.1038\/s41586-019-1493-8","volume":"572","author":"G Hills","year":"2019","unstructured":"G. Hills, C. Lau, A. Wright, S. Fuller, M.D. Bishop, T. Srimani, P. Kanhaiya, R. Ho, A. Amer, Y. Stein, D. Murphy, Modern microprocessor built from complementary carbon nanotube transistors. Nature 572, 595\u2013602 (2019)","journal-title":"Nature"},{"key":"2840_CR14","doi-asserted-by":"publisher","first-page":"4212","DOI":"10.3390\/app9204212","volume":"9","author":"M Huang","year":"2019","unstructured":"M. Huang, X. Wang, G. Xhao, P. Coquet, B. Tay, Design and implementation of ternary logic integrated circuits by using novel two-dimensional materials. Appl. Sci. 9, 4212 (2019)","journal-title":"Appl. Sci."},{"key":"2840_CR15","doi-asserted-by":"publisher","first-page":"109235","DOI":"10.1016\/j.compeleceng.2024.109235","volume":"117","author":"M Jafari","year":"2024","unstructured":"M. Jafari, S. Sayedsalehi, R.F. Mirzaee, R. Farazkish, Design of new low-power and high-speed quaternary flip-flops based on CNTFETs. Comput. Electr. Eng. 117, 109235 (2024)","journal-title":"Comput. Electr. Eng."},{"key":"2840_CR16","doi-asserted-by":"publisher","first-page":"154601","DOI":"10.1016\/j.aeue.2023.154601","volume":"163","author":"T Khurshid","year":"2023","unstructured":"T. Khurshid, V. Singh, Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using CNTFET. AEU Int. J. Electron. Commun. 163, 154601 (2023)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2840_CR17","doi-asserted-by":"crossref","unstructured":"Y.B. Kim, Y. Kim, F. Lombardi, A novel design methodology to optimize the speed and power of the CNTFET circuits, in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems (2009), pp. 1130\u20131133","DOI":"10.1109\/MWSCAS.2009.5235967"},{"issue":"2","key":"2840_CR18","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2840_CR19","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","volume":"5","author":"MH Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5, 285\u2013296 (2011)","journal-title":"IET Circuits Devices Syst."},{"issue":"1","key":"2840_CR20","first-page":"271","volume":"19","author":"MH Moaiyeri","year":"2016","unstructured":"M.H. Moaiyeri, M. Nasiri, N. Khastoo, An efficient ternary serial adder based on carbon nanotube FETs. Eng. Sci. Technol. Int. J. 19(1), 271\u2013278 (2016)","journal-title":"Eng. Sci. Technol. Int. J."},{"issue":"2","key":"2840_CR21","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1007\/s10825-017-0980-0","volume":"16","author":"MH Moaiyeri","year":"2017","unstructured":"M.H. Moaiyeri, F. Razi, Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance. J. Comput. Electron. 16(2), 240\u2013252 (2017)","journal-title":"J. Comput. Electron."},{"key":"2840_CR22","doi-asserted-by":"publisher","first-page":"105076","DOI":"10.1016\/j.mejo.2021.105076","volume":"113","author":"A Mohammaden","year":"2021","unstructured":"A. Mohammaden, M.E. Fouda, I. Alouani, CNTFET design of a multiple-port ternary register file. Microelectron. J. 113, 105076 (2021)","journal-title":"Microelectron. J."},{"key":"2840_CR23","doi-asserted-by":"crossref","unstructured":"A. Naeemi, R. Sarvari, J.D. Meindl, On chip interconnect networks at the end of the roadmap: limits and nanotechnology opportunities, in International Interconnect Technology Conference (2006), pp. 201\u2013203","DOI":"10.1109\/IITC.2006.1648693"},{"key":"2840_CR24","doi-asserted-by":"publisher","first-page":"155323","DOI":"10.1016\/j.aeue.2024.155323","volume":"179","author":"A Paul","year":"2024","unstructured":"A. Paul, B. Pradhan, Design of ternary and quaternary asynchronous up\/down counter using CNTFET. AEU Int. J. Electron. Commun. 179, 155323 (2024)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2840_CR25","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1016\/j.aeue.2019.07.008","volume":"109","author":"K Rahbari","year":"2019","unstructured":"K. Rahbari, S.A. Hosseini, Novel ternary D-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU Int. J. Electron. Commun. 109, 107\u2013120 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2840_CR26","doi-asserted-by":"publisher","first-page":"105079","DOI":"10.1016\/j.mejo.2021.105079","volume":"113","author":"F Safipoor","year":"2021","unstructured":"F. Safipoor, R.F. Mirzaee, M. Zare, High-performance quaternary latch and D-Type flip-flop with selective outputs. Microelectron. J. 113, 105079 (2021)","journal-title":"Microelectron. J."},{"key":"2840_CR27","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/j.aeue.2018.06.011","volume":"93","author":"E Shahrom","year":"2018","unstructured":"E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. AEU Int. J. Electron. Commun. 93, 191\u2013207 (2018)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2840_CR28","doi-asserted-by":"publisher","first-page":"104869","DOI":"10.1016\/j.mejo.2020.104869","volume":"104","author":"T Sharma","year":"2020","unstructured":"T. Sharma, L. Kumre, CNFET based design of unbalanced ternary circuits using efficient shifting literals. Microelectron. J. 104, 104869 (2020)","journal-title":"Microelectron. J."},{"key":"2840_CR29","doi-asserted-by":"publisher","first-page":"107249","DOI":"10.1016\/j.compeleceng.2021.107249","volume":"93","author":"T Sharma","year":"2021","unstructured":"T. Sharma, L. Kumre, Design of unbalanced ternary counters using shifting literals based D-Flip-Flops in carbon nanotube technology. Comput. Electr. Eng. 93, 107249 (2021)","journal-title":"Comput. Electr. Eng."},{"key":"2840_CR30","doi-asserted-by":"crossref","unstructured":"S.K. Sinha, K. Kumar, S. Chaudhury, CNTFET: the emerging post-CMOS device, in International Conference on Signal Processing and Communication (2013), pp. 372\u2013374","DOI":"10.1109\/ICSPCom.2013.6719815"},{"key":"2840_CR31","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1049\/iet-cds.2018.5036","volume":"13","author":"S Tabrizchi","year":"2019","unstructured":"S. Tabrizchi, M. Taheri, K. Navi, N. Bagherzadeh, Novel CNFET ternary circuit techniques for high-performance and energy-efficient design. IET Circuits Devices Syst. 13, 193\u2013202 (2019)","journal-title":"IET Circuits Devices Syst."},{"issue":"9","key":"2840_CR32","doi-asserted-by":"publisher","first-page":"8730","DOI":"10.1021\/nn503627h","volume":"8","author":"GS Tulevski","year":"2014","unstructured":"G.S. Tulevski, A.D. Franklin, D. Frank, J. Lobez, Q. Cao, H. Park, A. Afzali, S. Hen, J. Hannon, W. Haensch, Toward high-performance digital logic technology with carbon nanotubes. ACS Nano 8(9), 8730\u20138745 (2014)","journal-title":"ACS Nano"},{"key":"2840_CR33","volume-title":"CMOS VLSI Design","author":"NH Weste","year":"2006","unstructured":"N.H. Weste, D. Harris, A. Banerjee, CMOS VLSI Design, 3rd edn. (Dorling Kindersley Pvt. Ltd., London, 2006)","edition":"3"},{"issue":"6","key":"2840_CR34","doi-asserted-by":"publisher","first-page":"1564","DOI":"10.1109\/TCSI.2015.2418837","volume":"62","author":"BD Yang","year":"2015","unstructured":"B.D. Yang, Low-power and area-efficient shift register using pulsed latches. IEEE Trans. Circuits Syst. I Reg. Pap. 62(6), 1564\u20131571 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02840-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02840-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02840-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,2]],"date-time":"2024-11-02T18:06:39Z","timestamp":1730570799000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02840-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,2]]},"references-count":34,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2024,12]]}},"alternative-id":["2840"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02840-w","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,2]]},"assertion":[{"value":"5 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 August 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 August 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 September 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}