{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T21:16:55Z","timestamp":1782508615923,"version":"3.54.5"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T00:00:00Z","timestamp":1726704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T00:00:00Z","timestamp":1726704000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1007\/s00034-024-02857-1","type":"journal-article","created":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T18:02:34Z","timestamp":1726768954000},"page":"992-1016","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["FPGA Implementation and Performance Analysis of Parallel Prefix Structures for Modular Adders Design"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3853-7068","authenticated-orcid":false,"given":"Tukur","family":"Gupta","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gaurav","family":"Verma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shamim","family":"Akhter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,9,19]]},"reference":[{"key":"2857_CR1","doi-asserted-by":"publisher","unstructured":"A. Beaumont-Smith,\u00a0C. Lim,\u00a0Parallel prefix adder design, in Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001 (2001). https:\/\/doi.org\/10.1109\/arith.2001.930122","DOI":"10.1109\/arith.2001.930122"},{"issue":"3","key":"2857_CR2","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/tc.1982.1675982","volume":"31","author":"Brent","year":"1982","unstructured":"Brent, Kung, A regular layout for parallel adders. IEEE Trans. Comput. 31(3), 260\u2013264 (1982). https:\/\/doi.org\/10.1109\/tc.1982.1675982","journal-title":"IEEE Trans. Comput."},{"key":"2857_CR3","doi-asserted-by":"publisher","unstructured":"S. Daphni,\u00a0K.S. Grace,\u00a0A review analysis of parallel prefix adders for better performance in VLSI applications, in 2017 IEEE International Conference on Circuits and Systems (ICCS) (2017). https:\/\/doi.org\/10.1109\/iccs1.2017.8325971","DOI":"10.1109\/iccs1.2017.8325971"},{"issue":"2","key":"2857_CR4","doi-asserted-by":"publisher","first-page":"102","DOI":"10.25046\/aj040213","volume":"4","author":"S Daphni","year":"2019","unstructured":"S. Daphni, K.S. Grace, Design and analysis of 32-bit parallel prefix adders for low power VLSI applications. Adv. Sci. Technol. Eng. Syst. J. 4(2), 102\u2013106 (2019). https:\/\/doi.org\/10.25046\/aj040213","journal-title":"Adv. Sci. Technol. Eng. Syst. J."},{"issue":"2","key":"2857_CR5","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1109\/tc.2005.26","volume":"54","author":"G Dimitrakopoulos","year":"2005","unstructured":"G. Dimitrakopoulos, D. Nikolos, High-speed parallel-prefix VLSI Ling adders. IEEE Trans. Comput. 54(2), 225\u2013231 (2005). https:\/\/doi.org\/10.1109\/tc.2005.26","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"2857_CR6","doi-asserted-by":"publisher","first-page":"2310","DOI":"10.1080\/03772063.2022.2108914","volume":"69","author":"JR Dinesh Kumar","year":"2022","unstructured":"J.R. Dinesh Kumar, C. Ganesh Babu, Performance investigation of a modified hybrid parallel prefix adder for speedy and lesser power computations. IETE J. Res. 69(5), 2310\u20132327 (2022). https:\/\/doi.org\/10.1080\/03772063.2022.2108914","journal-title":"IETE J. Res."},{"key":"2857_CR7","doi-asserted-by":"publisher","unstructured":"S. Gauhar,\u00a0A. Sharif,\u00a0N. Alam,\u00a0Comparison of parallel prefix adders based on FPGA & ASIC implementations, in 2020 IEEE Students Conference on Engineering & Systems (SCES) (2020). https:\/\/doi.org\/10.1109\/sces50439.2020.9236737","DOI":"10.1109\/sces50439.2020.9236737"},{"key":"2857_CR8","doi-asserted-by":"publisher","unstructured":"T. Han,\u00a0D.A. Carlson,\u00a0Fast area-efficient VLSI adders, in 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH) (1987). https:\/\/doi.org\/10.1109\/arith.1987.6158699","DOI":"10.1109\/arith.1987.6158699"},{"key":"2857_CR9","doi-asserted-by":"publisher","unstructured":"D. Harris,\u00a0A taxonomy of parallel prefix networks, in The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers (2003). https:\/\/doi.org\/10.1109\/acssc.2003.1292373","DOI":"10.1109\/acssc.2003.1292373"},{"key":"2857_CR10","doi-asserted-by":"publisher","unstructured":"D.H. Hoe,\u00a0C. Martinez,\u00a0S.J. Vundavalli,\u00a0Design and characterization of parallel prefix adders using FPGAs, in 2011 IEEE 43rd Southeastern Symposium on System Theory (2011). https:\/\/doi.org\/10.1109\/ssst.2011.5753800","DOI":"10.1109\/ssst.2011.5753800"},{"key":"2857_CR11","doi-asserted-by":"publisher","unstructured":"K.C. Shilpa, M. Shwetha, B.C. Geetha, D.M. Lohitha, N.V. Pramod, Performance analysis of parallel prefix adder for Datapath VLSI design, in 2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT) (2018). https:\/\/doi.org\/10.1109\/icicct.2018.8473087","DOI":"10.1109\/icicct.2018.8473087"},{"key":"2857_CR12","volume-title":"CMOS Digital Integrated Circuits: Analysis and Design","author":"S Kang","year":"2003","unstructured":"S. Kang, Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design (McGraw-Hill Companies, New York, 2003)"},{"issue":"8","key":"2857_CR13","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/tc.1973.5009159","volume":"22","author":"PM Kogge","year":"1973","unstructured":"P.M. Kogge, H.S. Stone, A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput. 22(8), 786\u2013793 (1973). https:\/\/doi.org\/10.1109\/tc.1973.5009159","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"2857_CR14","doi-asserted-by":"publisher","first-page":"831","DOI":"10.1145\/322217.322232","volume":"27","author":"RE Ladner","year":"1980","unstructured":"R.E. Ladner, M.J. Fischer, Parallel prefix computation. J. ACM 27(4), 831\u2013838 (1980). https:\/\/doi.org\/10.1145\/322217.322232","journal-title":"J. ACM"},{"key":"2857_CR15","doi-asserted-by":"publisher","unstructured":"F. Liu,\u00a0F. Fereydouni Forouzandeh,\u00a0O.A. Mohamed,\u00a0G. Chen,\u00a0X. Song,\u00a0Q. Tan,\u00a0A comparative study of parallel prefix adders in FPGA implementation of EAC, in 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools (2009). https:\/\/doi.org\/10.1109\/dsd.2009.135","DOI":"10.1109\/dsd.2009.135"},{"issue":"8","key":"2857_CR16","doi-asserted-by":"publisher","first-page":"931","DOI":"10.1109\/12.156535","volume":"41","author":"T Lynch","year":"1992","unstructured":"T. Lynch, E. Swartzlander, A spanning tree carry lookahead adder. IEEE Trans. Comput. 41(8), 931\u2013939 (1992). https:\/\/doi.org\/10.1109\/12.156535","journal-title":"IEEE Trans. Comput."},{"key":"2857_CR17","volume-title":"Digital Logic and Computer Design","author":"MM Mano","year":"2017","unstructured":"M.M. Mano, Digital Logic and Computer Design (Pearson Education India, Bengaluru, 2017)"},{"key":"2857_CR18","doi-asserted-by":"publisher","unstructured":"I. Marouf,\u00a0M.M. Asad,\u00a0A. Bakhuraibah,\u00a0Q.A. Al-Haija,\u00a0Cost analysis study of variable parallel prefix adders using altera cyclone IV FPGA kit, in 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA) (2017). https:\/\/doi.org\/10.1109\/icecta.2017.8252011","DOI":"10.1109\/icecta.2017.8252011"},{"key":"2857_CR19","doi-asserted-by":"publisher","unstructured":"D. Mittal,\u00a0Analysis of parallel prefix adders with low power and higher speed, in 2022 3rd International Conference on Electronics and Sustainable Communication Systems (ICESC) (2022). https:\/\/doi.org\/10.1109\/icesc54411.2022.9885617","DOI":"10.1109\/icesc54411.2022.9885617"},{"key":"2857_CR20","doi-asserted-by":"publisher","first-page":"1821","DOI":"10.1080\/00207217.2020.1870746","volume":"108","author":"N Jagadeeshkumar","year":"2021","unstructured":"N. Jagadeeshkumar, D. Meganathan, A systematic design of novel energy efficient 64-bit parallel-prefix adder. Int. J. Electron. 108, 1821\u20131842 (2021). https:\/\/doi.org\/10.1080\/00207217.2020.1870746","journal-title":"Int. J. Electron."},{"key":"2857_CR21","doi-asserted-by":"publisher","unstructured":"S. Namratha,\u00a0A.P. Kumar,\u00a0Comparative analysis of power efficient high speed parallel prefix adders, in AIP Conference Proceedings (2023). https:\/\/doi.org\/10.1063\/5.0170802","DOI":"10.1063\/5.0170802"},{"key":"2857_CR22","doi-asserted-by":"publisher","unstructured":"R. Payal,\u00a0A.P. Singh,\u00a0Analysis of kogge-stone and Ladner Fischer parallel prefix adder using Verilog HDL, in AIP Conference Proceedings (2014). https:\/\/doi.org\/10.1063\/5.0197124","DOI":"10.1063\/5.0197124"},{"key":"2857_CR23","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"JM Rabaey","year":"2003","unstructured":"J.M. Rabaey, A.P. Chandrakasan, B. Nikoli\u0107, Digital Integrated Circuits: A Design Perspective (Prentice Hall, Upper Saddle River, 2003)"},{"key":"2857_CR24","doi-asserted-by":"publisher","unstructured":"A. Raju, R. Patnaik,\u00a0R.K. Babu,\u00a0P. Mahato,\u00a0Parallel prefix adders\u2014A comparative study for fastest response, in 2016 International Conference on Communication and Electronics Systems (ICCES) (2016). https:\/\/doi.org\/10.1109\/cesys.2016.7889974","DOI":"10.1109\/cesys.2016.7889974"},{"issue":"4","key":"2857_CR25","doi-asserted-by":"publisher","first-page":"45","DOI":"10.3390\/jlpea11040045","volume":"11","author":"J Reuben","year":"2021","unstructured":"J. Reuben, Design of in-memory parallel-prefix adders. J. Low Power Electron. Appl. 11(4), 45 (2021). https:\/\/doi.org\/10.3390\/jlpea11040045","journal-title":"J. Low Power Electron. Appl."},{"issue":"1","key":"2857_CR26","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/tvlsi.2022.3218021","volume":"31","author":"MM Rosa","year":"2023","unstructured":"M.M. Rosa, G. Paim, P.U. Costa, E.A. Costa, R.I. Soares, S. Bampi, AxPPA: approximate parallel prefix adders. IEEE Trans. Very Large Scale Integr. VLSI Syst. 31(1), 17\u201328 (2023). https:\/\/doi.org\/10.1109\/tvlsi.2022.3218021","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2857_CR27","unstructured":"D.S. Roy, FPGA: basic overview (2019). Retrieved from https:\/\/digitalsystemdesign.in\/fpga-basic-overview\/"},{"issue":"1","key":"2857_CR28","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/54.655179","volume":"15","author":"S Xing","year":"1998","unstructured":"S. Xing, W. Yu, FPGA adders: performance evaluation and optimal design. IEEE Des. Test Comput. 15(1), 24\u201329 (1998). https:\/\/doi.org\/10.1109\/54.655179","journal-title":"IEEE Des. Test Comput."},{"issue":"2","key":"2857_CR29","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1109\/tec.1960.5219822","volume":"9","author":"J Sklansky","year":"1960","unstructured":"J. Sklansky, Conditional-sum addition logic. IEEE Trans. Electron. Comput. 9(2), 226\u2013231 (1960). https:\/\/doi.org\/10.1109\/tec.1960.5219822","journal-title":"IEEE Trans. Electron. Comput."},{"key":"2857_CR30","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2023.2265890","author":"L Touil","year":"2023","unstructured":"L. Touil, C. Henchir, A. Mtibaa, An efficient design of a parallel prefix adder based on QCA technology. IETE J. Res. (2023). https:\/\/doi.org\/10.1080\/03772063.2023.2265890","journal-title":"IETE J. Res."},{"key":"2857_CR31","doi-asserted-by":"publisher","unstructured":"K. Vitoroulis,\u00a0A.J. Al-Khalili,\u00a0Performance of parallel prefix adders implemented with FPGA technology, in 2007 IEEE Northeast Workshop on Circuits and Systems (2007). https:\/\/doi.org\/10.1109\/newcas.2007.4487969","DOI":"10.1109\/newcas.2007.4487969"},{"key":"2857_CR32","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"NH Weste","year":"2015","unstructured":"N.H. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective (Pearson Education India, Bengaluru, 2015)"},{"key":"2857_CR33","doi-asserted-by":"publisher","unstructured":"S.K. Yezerla,\u00a0B. Rajendra Naik, Design and estimation of delay, power and area for parallel prefix adders, in 2014 Recent Advances in Engineering and Computational Sciences (RAECS) (2014). https:\/\/doi.org\/10.1109\/raecs.2014.6799654","DOI":"10.1109\/raecs.2014.6799654"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02857-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02857-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02857-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,2]],"date-time":"2025-02-02T21:16:31Z","timestamp":1738530991000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02857-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,19]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,2]]}},"alternative-id":["2857"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02857-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,19]]},"assertion":[{"value":"15 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 August 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 August 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 September 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors confirm no conflict of interest concerning publication of this research paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}