{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T16:51:23Z","timestamp":1783183883317,"version":"3.54.6"},"reference-count":58,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,9,28]],"date-time":"2024-09-28T00:00:00Z","timestamp":1727481600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,9,28]],"date-time":"2024-09-28T00:00:00Z","timestamp":1727481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1007\/s00034-024-02858-0","type":"journal-article","created":{"date-parts":[[2024,9,28]],"date-time":"2024-09-28T18:02:41Z","timestamp":1727546561000},"page":"1045-1074","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["One-Sided Schmitt-Trigger-Based Low Power Read Decoupled 11T CNTFET SRAM with Improved Stability"],"prefix":"10.1007","volume":"44","author":[{"given":"M.","family":"Elangovan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kulbhushan","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashish","family":"Sachdeva","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abdolreza","family":"Darabi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,9,28]]},"reference":[{"issue":"12","key":"2858_CR1","doi-asserted-by":"publisher","first-page":"5195","DOI":"10.1109\/TCSI.2022.3207992","volume":"69","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, A highly stable low-energy 10T SRAM for near-threshold operation. IEEE Trans. Circuits Syst. I Regul. Pap. 69(12), 5195\u20135205 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2858_CR2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105427","volume":"123","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, S. Birla, M. Gholipour, Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM. Microelectron. J. 123, 105427 (2022)","journal-title":"Microelectron. J."},{"issue":"11","key":"2858_CR3","doi-asserted-by":"publisher","first-page":"3827","DOI":"10.1002\/cta.3364","volume":"50","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, S. Birla, E. Mojaveri Moslem, Design and investigation of stability-and power-improved 11T SRAM cell for low-power devices. Int. J. Circuit Theory Appl. 50(11), 3827\u20133845 (2022)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"10","key":"2858_CR4","doi-asserted-by":"publisher","first-page":"5914","DOI":"10.1007\/s00034-022-02054-y","volume":"41","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, M. Gholipour, Design of a highly stable and robust 10T SRAM cell for low-power portable applications. Circuits Syst. Signal Process. 41(10), 5914\u20135932 (2022)","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"2858_CR5","doi-asserted-by":"publisher","first-page":"1606","DOI":"10.1109\/TCSI.2021.3138849","volume":"69","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, F. Izadinasab, M. Gholipour, A reliable low standby power 10T SRAM cell with expanded static noise margins. IEEE Trans. Circuits Syst. I Regul. Pap. 69(4), 1606\u20131616 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2858_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2017.01.011","volume":"62","author":"S Ahmad","year":"2017","unstructured":"S. Ahmad, M.K. Gupta, N. Alam, M. Hasan, Low leakage single bitline 9 t (sb9t) static random access memory. Microelectron. J. 62, 1\u201311 (2017)","journal-title":"Microelectron. J."},{"key":"2858_CR7","doi-asserted-by":"crossref","unstructured":"C. Ashok Kumar, B. Madhavi, K. Lal Kishore, Enhanced clock gating technique for power optimization in SRAM and sequential circuit. J. Autom. Mob. Robot. Intell. Syst. 15 (2021)","DOI":"10.14313\/JAMRIS\/2-2021\/11"},{"key":"2858_CR8","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1007\/s10825-019-01345-z","volume":"18","author":"S Bala","year":"2019","unstructured":"S. Bala, M. Khosla, Design and performance analysis of low-power SRAM based on electrostatically doped tunnel CNTFETs. J. Comput. Electron. 18, 856\u2013863 (2019)","journal-title":"J. Comput. Electron."},{"key":"2858_CR9","doi-asserted-by":"crossref","unstructured":"P.R. Bandaru, Electronic Transport and Electrical Properties of Carbon Nanotubes. In Handbook of Carbon Nanotubes (Springer, 2021) pp. 1\u201339","DOI":"10.1007\/978-3-319-70614-6_59-1"},{"key":"2858_CR10","doi-asserted-by":"crossref","unstructured":"Y.-J. Chang, F. Lai, C.-L. Yang, Zero-aware asymmetric SRAM cell for reducing cache power in writing zero. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(8), 827\u2013836 (2004)","DOI":"10.1109\/TVLSI.2004.831471"},{"key":"2858_CR11","doi-asserted-by":"crossref","unstructured":"Y.-Y. Chen, M. Gholipour, A. Sangai, N. Masoumi, D. Chen, Analytical SPICE-compatible model of Schottky-barrier-type GNRFETs with performance analysis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(2), 650\u2013663 (2015)","DOI":"10.1109\/TVLSI.2015.2406734"},{"issue":"5","key":"2858_CR12","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1109\/TCSI.2020.2964903","volume":"67","author":"K Cho","year":"2020","unstructured":"K. Cho, J. Park, T.W. Oh, S.-O. Jung, One-sided schmitt-trigger-based 9T SRAM cell for near-threshold operation. IEEE Trans. Circuits Syst. I Regul. Pap. 67(5), 1551\u20131561 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"2858_CR13","doi-asserted-by":"publisher","first-page":"2001778","DOI":"10.1002\/advs.202001778","volume":"8","author":"A Corletto","year":"2021","unstructured":"A. Corletto, J.G. Shapter, Nanoscale patterning of carbon nanotubes: techniques, applications, and future. Adv. Sci. 8(1), 2001778 (2021)","journal-title":"Adv. Sci."},{"key":"2858_CR14","doi-asserted-by":"crossref","unstructured":"M. Devi, C. Madhu, N. Garg, S. Singh, P. Singh, In Design and Stability Analysis of CNTFET Based SRAM Cell, IOP Conference Series: Materials Science and Engineering (IOP Publishing, 2021), p. 012043","DOI":"10.1088\/1757-899X\/1033\/1\/012043"},{"issue":"11","key":"2858_CR15","doi-asserted-by":"publisher","first-page":"14313","DOI":"10.1007\/s13369-022-07559-x","volume":"48","author":"S Dutta","year":"2023","unstructured":"S. Dutta, P. Kumar, R.K. Ranjan, D.K. Singh, An improved DDCCTA toward its application in different wave-function and PWM generation. Arab. J. Sci. Eng. 48(11), 14313\u201314332 (2023)","journal-title":"Arab. J. Sci. Eng."},{"key":"2858_CR16","doi-asserted-by":"crossref","unstructured":"P. Dwivedi, M. Panchore, P. Raikwal, Design of radiation hardened SRAM cell using dopingless transistor for space applications. J. Electr. Eng. Technol. 1\u20139 (2024)","DOI":"10.1007\/s42835-024-01851-6"},{"issue":"3","key":"2858_CR17","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1007\/s42341-021-00346-9","volume":"23","author":"M Elangovan","year":"2022","unstructured":"M. Elangovan, K. Gunavathi, Effect of CNTFET parameters on novel high stable and low power: 8T CNTFET SRAM cell. Trans. Electr. Electron. Mater. 23(3), 272\u2013287 (2022)","journal-title":"Trans. Electr. Electron. Mater."},{"key":"2858_CR18","doi-asserted-by":"crossref","unstructured":"M. Elangovan, K. Gunavathi, In High Stability and Low-Power Dual Supply-Stacked CNTFET SRAM Cell, Innovations in Electronics and Communication Engineering: Proceedings of the 6th ICIECE 2017 (Springer, 2019), pp. 205\u2013210","DOI":"10.1007\/978-981-10-8204-7_21"},{"key":"2858_CR19","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/TED.2019.2952397","volume":"67","author":"M Elangovan","year":"2020","unstructured":"M. Elangovan, G. Saravanan, S. Jayanthi, P. Raja, K. Sharma, S. Nireshkumar, High-stability and high-speed 11T CNTFET SRAM cell for MIMO applications. Trans. Electron Dev. 67, 80\u201389 (2020)","journal-title":"Trans. Electron Dev."},{"key":"2858_CR20","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2024.155245","volume":"177","author":"M Elangovan","year":"2024","unstructured":"M. Elangovan, K. Sharma, H.A. Mahmoud, A. Sachdeva, S. Jegatheeswaran, Design of power efficient and reliable hybrid inverter approach based 11 T SRAM design using GNRFET technology. AEU-Int. J. Electron. Commun. 177, 155245 (2024)","journal-title":"AEU-Int. J. Electron. Commun."},{"issue":"12","key":"2858_CR21","doi-asserted-by":"publisher","DOI":"10.1088\/1402-4896\/ad094d","volume":"98","author":"M Elangovan","year":"2023","unstructured":"M. Elangovan, K. Sharma, A. Sachdeva, Characterisation of graphene nano-ribbon field effect transistor and design of high performance PPN 12T GNRFET Full adder. Phys. Scr. 98(12), 125022 (2023)","journal-title":"Phys. Scr."},{"key":"2858_CR22","doi-asserted-by":"crossref","unstructured":"M. Elangovan, K. Sharma, A. Sachdeva, L. Gupta, Read improved and low leakage power CNTFET based hybrid 10t SRAM cell for low power applications. Circuits Syst. Signal Process. 1\u201334 (2023)","DOI":"10.1007\/s00034-023-02529-6"},{"issue":"6","key":"2858_CR23","doi-asserted-by":"publisher","first-page":"1317","DOI":"10.1109\/TED.2008.922494","volume":"55","author":"S Fr\u00e9gon\u00e8se","year":"2008","unstructured":"S. Fr\u00e9gon\u00e8se, H.C. d\u2019Honincthun, J. Goguet, C. Maneux, T. Zimmer, J.-P. Bourgoin, P. Dollfus, S. Galdin-Retailleau, Computationally efficient physics-based compact CNTFET model for circuit design. IEEE Trans. Electron Devices 55(6), 1317\u20131327 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"key":"2858_CR24","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/s10470-018-1277-3","volume":"100","author":"K Gavaskar","year":"2019","unstructured":"K. Gavaskar, U. Ragupathy, Low power self-controllable voltage level and low swing logic based 11T SRAM cell for high speed CMOS circuits. Analog Integr. Circuits Signal Process. 100, 61\u201377 (2019)","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"2858_CR25","doi-asserted-by":"crossref","unstructured":"M. Gholipour, Y.-Y. Chen, A. Sangai, N. Masoumi, D. Chen, Analytical SPICE-compatible model of Schottky-barrier-type GNRFETs with performance analysis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(2), 650\u2013663 (2015)","DOI":"10.1109\/TVLSI.2015.2406734"},{"key":"2858_CR26","doi-asserted-by":"crossref","unstructured":"N. Gupta, A. Dixit, Carbon nanotube field-effect transistors (CNFETs): structure, fabrication, modeling, and performance. In Carbon Nanomaterial Electronics: Devices and Applications (Springer, 2021), pp. 199\u2013214","DOI":"10.1007\/978-981-16-1052-3_9"},{"issue":"1","key":"2858_CR27","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.2783","volume":"34","author":"S Jogad","year":"2021","unstructured":"S. Jogad, S.A. Loan, N. Afzal, A.G. Alharbi, CNTFET based class AB current conveyor II: design, analysis and waveform generator applications. Int. J. Numer. Model. Electron. Netw. Devices Fields 34(1), e2783 (2021)","journal-title":"Int. J. Numer. Model. Electron. Netw. Devices Fields"},{"issue":"11","key":"2858_CR28","doi-asserted-by":"publisher","first-page":"6113","DOI":"10.1109\/TED.2022.3207703","volume":"69","author":"MKQ Jooq","year":"2022","unstructured":"M.K.Q. Jooq, M.H. Moaiyeri, K. Tamersit, A new design paradigm for auto-nonvolatile ternary SRAMs using ferroelectric CNTFETs: from device to array architecture. IEEE Trans. Electron Devices 69(11), 6113\u20136120 (2022)","journal-title":"IEEE Trans. Electron Devices"},{"key":"2858_CR29","doi-asserted-by":"publisher","first-page":"187126","DOI":"10.1109\/ACCESS.2020.3030099","volume":"8","author":"TH Kim","year":"2020","unstructured":"T.H. Kim, H. Jeong, J. Park, H. Kim, T. Song, S.-O. Jung, An embedded level-shifting dual-rail SRAM for high-speed and low-power cache. IEEE Access 8, 187126\u2013187139 (2020)","journal-title":"IEEE Access"},{"key":"2858_CR30","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1016\/j.comcom.2021.06.003","volume":"176","author":"A Kumar","year":"2021","unstructured":"A. Kumar, S. Sharma, N. Goyal, A. Singh, X. Cheng, P. Singh, Secure and energy-efficient smart building architecture with emerging technology IoT. Comput. Commun. 176, 207\u2013217 (2021)","journal-title":"Comput. Commun."},{"key":"2858_CR31","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2024.102155","volume":"96","author":"MP Kumar","year":"2024","unstructured":"M.P. Kumar, R. Lorenzo, A robust radiation resistant SRAM cell for space and military applications. Integration 96, 102155 (2024)","journal-title":"Integration"},{"issue":"10","key":"2858_CR32","doi-asserted-by":"publisher","first-page":"5213","DOI":"10.1007\/s12633-021-01290-2","volume":"14","author":"TS Kumar","year":"2022","unstructured":"T.S. Kumar, S.L. Tripathi, Comprehensive analysis of 7T SRAM cell architectures with 18nm FinFET for low power bio-medical applications. SILICON 14(10), 5213\u20135224 (2022)","journal-title":"SILICON"},{"key":"2858_CR33","doi-asserted-by":"publisher","first-page":"3078","DOI":"10.1007\/s11664-019-07062-4","volume":"48","author":"A Kumari","year":"2019","unstructured":"A. Kumari, S. Rani, B. Singh, Parameterized comparison of nanotransistors based on CNT and GNR materials: effect of variation in gate oxide thickness and dielectric constant. J. Electron. Mater. 48, 3078\u20133085 (2019)","journal-title":"J. Electron. Mater."},{"issue":"3","key":"2858_CR34","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/43\/3\/031401","volume":"43","author":"Z Lin","year":"2022","unstructured":"Z. Lin, Z. Tong, J. Zhang, F. Wang, T. Xu, Y. Zhao, X. Wu, C. Peng, W. Lu, Q. Zhao, A review on SRAM-based computing in-memory: circuits, functions, and applications. J. Semicond. 43(3), 031401 (2022)","journal-title":"J. Semicond."},{"issue":"3","key":"2858_CR35","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1049\/iet-cdt.2019.0234","volume":"14","author":"R Lorenzo","year":"2020","unstructured":"R. Lorenzo, R. Pailly, Single bit-line 11T SRAM cell for low power and improved stability. IET Comput. Digit. Tech. 14(3), 114\u2013121 (2020)","journal-title":"IET Comput. Digit. Tech."},{"issue":"6","key":"2858_CR36","doi-asserted-by":"publisher","first-page":"2786","DOI":"10.1007\/s11664-022-09516-8","volume":"51","author":"R Maheswaran","year":"2022","unstructured":"R. Maheswaran, B.P. Shanmugavel, A critical review of the role of carbon nanotubes in the progress of next-generation electronic applications. J. Electron. Mater. 51(6), 2786\u20132800 (2022)","journal-title":"J. Electron. Mater."},{"key":"2858_CR37","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2022.154308","volume":"154","author":"E Mani","year":"2022","unstructured":"E. Mani, E. Abbasian, M. Gunasegeran, S. Sofimowloodi, Design of high stability, low power and high speed 12 T SRAM cell in 32-nm CNTFET technology. AEU-Int. J. Electron. Commun. 154, 154308 (2022)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2858_CR38","doi-asserted-by":"crossref","unstructured":"M.U. Mohammed, M.H. Chowdhury, In Design of Energy Efficient SRAM Cell Based on Double Gate Schottky-Barrier-Type GNRFET with Minimum Dimer Lines, 2019 IEEE International Symposium on Circuits and Systems (ISCAS) (IEEE, 2019), pp. 1\u20134","DOI":"10.1109\/ISCAS.2019.8702422"},{"issue":"11","key":"2858_CR39","doi-asserted-by":"publisher","first-page":"4745","DOI":"10.1109\/TED.2019.2942493","volume":"66","author":"S Pal","year":"2019","unstructured":"S. Pal, S. Bose, W.-H. Ki, A. Islam, Characterization of half-select free write assist 9T SRAM cell. IEEE Trans. Electron Devices 66(11), 4745\u20134752 (2019)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"2858_CR40","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1109\/TDMR.2016.2544780","volume":"16","author":"S Pal","year":"2016","unstructured":"S. Pal, A. Islam, 9-T SRAM cell for reliable ultralow-power applications and solving multibit soft-error issue. IEEE Trans. Device Mater. Reliab. 16(2), 172\u2013182 (2016)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"2858_CR41","doi-asserted-by":"publisher","first-page":"1660","DOI":"10.1109\/ACCESS.2015.2389854","volume":"2","author":"C Perera","year":"2014","unstructured":"C. Perera, C.H. Liu, S. Jayawardena, M. Chen, A survey on internet of things from industrial market perspective. IEEE Access 2, 1660\u20131679 (2014)","journal-title":"IEEE Access"},{"issue":"3","key":"2858_CR42","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3651985","volume":"29","author":"G Prasad","year":"2024","unstructured":"G. Prasad, B. Mandi, M. Ali, SEDONUT: a single event double node upset tolerant SRAM for terrestrial applications. ACM Trans. Des. Autom. Electron. Syst. 29(3), 1\u201313 (2024)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"2858_CR43","doi-asserted-by":"publisher","first-page":"2307","DOI":"10.1007\/s11276-019-02083-7","volume":"26","author":"S Rani","year":"2020","unstructured":"S. Rani, S.H. Ahmed, R. Rastogi, Dynamic clustering approach based on wireless sensor networks genetic algorithm for IoT applications. Wirel. Netw. 26, 2307\u20132316 (2020)","journal-title":"Wirel. Netw."},{"key":"2858_CR44","doi-asserted-by":"crossref","unstructured":"D. Sachan, H. Peta, K.S. Malik, M. Goswami, In Low Power Multi Threshold 7T SRAM Cell, 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS) (IEEE, 2016), pp. 1\u20134.","DOI":"10.1109\/MWSCAS.2016.7870004"},{"issue":"4","key":"2858_CR45","doi-asserted-by":"publisher","DOI":"10.1149\/2162-8777\/accb67","volume":"12","author":"A Sachdeva","year":"2023","unstructured":"A. Sachdeva, L. Gupta, K. Sharma, M. Elangovan, A CNTFET based bit-line powered stable SRAM design for low power applications. ECS J. Solid State Sci. Technol. 12(4), 041006 (2023)","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"2858_CR46","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.154565","volume":"162","author":"A Sachdeva","year":"2023","unstructured":"A. Sachdeva, D. Kumar, E. Abbasian, A carbon nano-tube field effect transistor based stable, low-power 8T static random access memory cell with improved write access time. AEU-Int. J. Electron. Commun. 162, 154565 (2023)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2858_CR47","doi-asserted-by":"crossref","unstructured":"S.R. Shailendra, V. Ramakrishnan, In Analysis of Quantum Capacitance on Different Dielectrics and Its Dependence on Threshold Voltage of CNTFET, 2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2) (IEEE, 2017), pp 213\u2013217.","DOI":"10.1109\/ICNETS2.2017.8067933"},{"key":"2858_CR48","doi-asserted-by":"crossref","unstructured":"K. Sharma, S. Thakur, M. Elangovan, A. Sachdeva, Low\u2010power FinFET based boost converter design using dynamic threshold body biasing technique. Int. J. Numer. Model. Electron. Netw. Devices Fields. e3165 (2023)","DOI":"10.1002\/jnm.3165"},{"key":"2858_CR49","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1016\/j.aeue.2019.02.018","volume":"104","author":"V Sharma","year":"2019","unstructured":"V. Sharma, P. Bisht, A. Dalal, M. Gopal, S.K. Vishvakarma, S.S. Chouhan, Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications. AEU-Int. J. Electron. Commun. 104, 10\u201322 (2019)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2858_CR50","doi-asserted-by":"crossref","unstructured":"L. Soni, N. Pandey, In Low Power Near-Threshold Schmitt-Trigger Driven 11T CNTFET SRAM Cell with Improved Performance, 2023 9th International Conference on Signal Processing and Communication (ICSC) (IEEE, 2023), pp 726\u2013731.","DOI":"10.1109\/ICSC60394.2023.10441492"},{"key":"2858_CR51","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.154669","volume":"167","author":"L Soni","year":"2023","unstructured":"L. Soni, N. Pandey, A novel CNTFET based Schmitt-Trigger read decoupled 12T SRAM cell with high speed, low power, and high Ion\/Ioff ratio. AEU-Int. J. Electron. Commun. 167, 154669 (2023)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2858_CR52","doi-asserted-by":"crossref","unstructured":"L. Soni, N. Pandey, A Reliable and high performance Radiation Hardened Schmitt Trigger 12T SRAM cell for space applications. AEU-Int. J. Electron. Commun. 155161 (2024)","DOI":"10.1016\/j.aeue.2024.155161"},{"issue":"11","key":"2858_CR53","doi-asserted-by":"publisher","first-page":"5095","DOI":"10.3390\/s23115095","volume":"23","author":"S Thirugnanam","year":"2023","unstructured":"S. Thirugnanam, L.W. Soong, C.M. Prabhu, A.K. Singh, Energy-efficient and variability-resilient 11T SRAM design using data-aware read-write assist (DARWA) technique for low-power applications. Sensors 23(11), 5095 (2023)","journal-title":"Sensors"},{"issue":"1","key":"2858_CR54","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1080\/00207217.2022.2148289","volume":"111","author":"A Valluri","year":"2024","unstructured":"A. Valluri, S. Musala, Low leakage, differential read scheme CNTFET based 9T SRAM cells for Low Power applications. Int. J. Electron. 111(1), 127\u2013148 (2024)","journal-title":"Int. J. Electron."},{"key":"2858_CR55","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105033","volume":"111","author":"AS Vidhyadharan","year":"2021","unstructured":"A.S. Vidhyadharan, S. Vidhyadharan, A novel ultra-low-power CNTFET and 45 nm CMOS based ternary SRAM. Microelectron. J. 111, 105033 (2021)","journal-title":"Microelectron. J."},{"key":"2858_CR56","doi-asserted-by":"crossref","unstructured":"A. Yan, A. Cao, Z. Huang, J. Cui, T. Ni, P. Girard, X. Wen, J. Zhang, Two double-node-upset-hardened flip-flop designs for high-performance applications. IEEE Trans. Emerg. Top. Comput. (2023)","DOI":"10.1109\/TETC.2023.3317070"},{"key":"2858_CR57","doi-asserted-by":"crossref","unstructured":"A. Yan, Y. Chen, Z. Gao, T. Ni, Z. Huang, J. Cui, P. Girard, X. Wen, FeMPIM: a FeFET-based multifunctional processing-in-memory cell. IEEE Trans. Circuits Syst. II Express Briefs (2023)","DOI":"10.1109\/TCSII.2023.3331267"},{"key":"2858_CR58","doi-asserted-by":"crossref","unstructured":"L. Zhao, H. Fang, J. Wang, F. Nie, R. Li, Y. Wang, L. Zheng, Ferroelectric artificial synapses for high-performance neuromorphic computing: status, prospects, and challenges. Appl. Phys. Lett. 124(3) (2024).","DOI":"10.1063\/5.0165029"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02858-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02858-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02858-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,2]],"date-time":"2025-02-02T21:16:54Z","timestamp":1738531014000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02858-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,28]]},"references-count":58,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,2]]}},"alternative-id":["2858"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02858-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,28]]},"assertion":[{"value":"30 December 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 August 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 August 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 September 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"(a) The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper. (b) Authors confirm that they have no conflict of interest as well as no financial interests related to work submitted for possible publication in this Journal. The data generated and analysed during this study are available from the corresponding author on reasonable request.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}