{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:25:33Z","timestamp":1777735533567,"version":"3.51.4"},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T00:00:00Z","timestamp":1726704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T00:00:00Z","timestamp":1726704000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1007\/s00034-024-02860-6","type":"journal-article","created":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T18:02:34Z","timestamp":1726768954000},"page":"749-771","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A Novel 571.78 MHz\u201311.07 GHz Tuning Range Differential Ring Oscillator Application in a PLL Frequency Synthesizer with 895 ns Lock Time"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-4217-0258","authenticated-orcid":false,"given":"Archana","family":"Singhal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Riyaz","family":"Ahmad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dharmendar","family":"Boolchandani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Periasamy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,9,19]]},"reference":[{"issue":"12","key":"2860_CR1","doi-asserted-by":"publisher","first-page":"7045","DOI":"10.1007\/s00034-023-02466-4","volume":"42","author":"R Ahmad","year":"2023","unstructured":"R. Ahmad, G.K. Sharma, D. Boolchandani, A. Yadav, A novel wide tuning range differential ring oscillator application in dynamically stable and 1.17$$\\mu $$s lock time cppll frequency synthesizer. Circuits Syst. Signal Process. 42(12), 7045\u20137072 (2023)","journal-title":"Circuits Syst. Signal Process."},{"issue":"2","key":"2860_CR2","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1002\/cta.2582","volume":"47","author":"S Askari","year":"2019","unstructured":"S. Askari, M. Saneei, Design and analysis of differential ring voltage controlled oscillator for wide tuning range and low power applications. Int. J. Circuit Theory Appl. 47(2), 204\u2013216 (2019)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"1","key":"2860_CR3","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1080\/00207217.2013.769188","volume":"101","author":"H Babaei Kia","year":"2014","unstructured":"H. Babaei Kia, A. Khari A\u2019ain, I. Grout, Wide tuning-range cmos vco based on a tunable active inductor. Int. J. Electron. 101(1), 88\u201397 (2014)","journal-title":"Int. J. Electron."},{"issue":"4","key":"2860_CR4","doi-asserted-by":"publisher","first-page":"931","DOI":"10.1109\/TCSI.2016.2628323","volume":"64","author":"G De Luca","year":"2016","unstructured":"G. De Luca, P. Bolcato, R. Larcheveque, J. Rommes, W.H. Schilders, Fast and accurate time-domain simulations of integer-n plls. IEEE Trans. Circuits Syst. I Regul. Pap. 64(4), 931\u2013944 (2016)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2860_CR5","doi-asserted-by":"crossref","unstructured":"A.C. Demartinos, A. Tsimpos, S. Vlassis, S. Sgourenas, G. Souliotis, A 3ghz vco suitable for mipi m-phy serial interface, in 2015 10th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), pp. 1\u20136. IEEE (2015)","DOI":"10.1109\/DTIS.2015.7127353"},{"issue":"9","key":"2860_CR6","doi-asserted-by":"publisher","first-page":"1869","DOI":"10.1109\/TCSI.2006.881184","volume":"53","author":"A Demir","year":"2006","unstructured":"A. Demir, Computing timing jitter from phase noise spectra for oscillators and phaselocked loops with white and 1\/f noise. IEEE Trans. Circuits Syst. I Regul. Pap. 53(9), 1869\u20131884 (2006)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"12","key":"2860_CR7","doi-asserted-by":"publisher","first-page":"2119","DOI":"10.1109\/TVLSI.2021.3123140","volume":"29","author":"ZI El Alaoui","year":"2021","unstructured":"Z.I. El Alaoui, W. Ajib, F. Nabki, F. Gagnon, A 0.1\u20139-ghz frequency synthesizer for avionic sdr applications in 0.13-$$\\mu $$m cmos technology. IEEE Trans. Very Large Scale Integr. Syst. 29(12), 2119\u20132129 (2021)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2860_CR8","doi-asserted-by":"crossref","unstructured":"A. Fahim, A. Fahim, Wideband phase-locked-loop-based frequency synthesis. Radio frequency integrated circuit design for cognitive radio systems pp. 139\u2013186 (2015)","DOI":"10.1007\/978-3-319-11011-0_6"},{"key":"2860_CR9","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1007\/s10470-014-0459-x","volume":"82","author":"X Fan","year":"2015","unstructured":"X. Fan, L. Tang, Y. Wang, L. Yu, L. Yuan, Z. Yang, Z. Wang, A 1 v 0.18 $$\\mu $$m fully integrated integer-n frequency synthesizer for 2.4 ghz wireless sensor network applications. Analog Integr. Circuits Signal Process. 82, 251\u2013264 (2015)","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"2860_CR10","doi-asserted-by":"crossref","unstructured":"L. Fanori, A. Mahmoud, T. Mattsson, P. Caputa, S. R\u00e4m\u00f6, P. Andreani, A 2.8- to-5.8 ghz harmonic vco in a 28 nm utbb fd-soi cmos process in 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)|, pp. 195\u2013198. IEEE (2015)","DOI":"10.1109\/RFIC.2015.7337738"},{"issue":"3","key":"2860_CR11","doi-asserted-by":"publisher","first-page":"494","DOI":"10.1080\/00207217.2019.1661030","volume":"107","author":"O Faruqe","year":"2020","unstructured":"O. Faruqe, M.T. Amin, Design and performance analysis of active inductor based vco for IEEE 802.11 a\/b\/g\/n\/ac applications. Int. J. Electron. 107(3), 494\u2013511 (2020)","journal-title":"Int. J. Electron."},{"key":"2860_CR12","unstructured":"N. Gargouri, D.B. Issa, Z. Sakka, A. Kachouri, M. Samet, Low power consumption, low phase noise ring oscillator in 0.18 $$\\mu $$m cmos process, in Proceedings of Engineering and Technology (PET), pp. 604\u2013609 (2016)"},{"key":"2860_CR13","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1007\/s10470-018-1205-6","volume":"96","author":"P Gupta","year":"2018","unstructured":"P. Gupta, M. Kumar, Design of modified low power cmos differential ring oscillator using sleepy transistor concept. Analog Integr. Circ. Sig. Process 96, 87\u2013104 (2018)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"2860_CR14","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1016\/j.mejo.2016.12.014","volume":"61","author":"MK Hati","year":"2017","unstructured":"M.K. Hati, T.K. Bhattacharyya, A fast and efficient constant loop bandwidth with proposed pfd and pulse swallow divider circuit in $$ \\delta $$$$\\sigma $$ fractional-n pll frequency synthesizer. Microelectron. J. 61, 21\u201334 (2017)","journal-title":"Microelectron. J."},{"key":"2860_CR15","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1016\/j.mejo.2016.05.005","volume":"54","author":"MT Hsu","year":"2016","unstructured":"M.T. Hsu, W.J. Li, S.C. Hsu, Design of low phase noise cmos vco using cross coupled topology with capacitor feedback. Microelectron. J. 54, 32\u201339 (2016)","journal-title":"Microelectron. J."},{"key":"2860_CR16","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2020.153191","volume":"119","author":"V Jangra","year":"2020","unstructured":"V. Jangra, M. Kumar, New low power differential vco circuit designs with active load and imos varactor. AEU-Int. J. Electron. Commun. 119, 153191 (2020)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2860_CR17","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.102054","volume":"93","author":"V Jangra","year":"2023","unstructured":"V. Jangra, M. Kumar, A pvt tolerant low power wide tuning range differential voltage controlled oscillator design in 90 nm cmos technology. Integration 93, 102054 (2023)","journal-title":"Integration"},{"issue":"10","key":"2860_CR18","doi-asserted-by":"publisher","first-page":"1850160","DOI":"10.1142\/S0218126618501608","volume":"27","author":"M Kumar","year":"2018","unstructured":"M. Kumar, D. Dwivedi, A low power cmos-based vco design with i-mos varactor tuning control. J. Circuits Syst. Comput. 27(10), 1850160 (2018)","journal-title":"J. Circuits Syst. Comput."},{"issue":"11","key":"2860_CR19","doi-asserted-by":"publisher","first-page":"1950182","DOI":"10.1142\/S0218126619501822","volume":"28","author":"N Kumar","year":"2019","unstructured":"N. Kumar, M. Kumar, Low power, ring vco with pre-charge and pre-discharge circuit for 4 ghz\u20136.1 ghz applications in 018 $$\\mu $$m cmos. J. Circuits Syst. Comput. 28(11), 1950182 (2019)","journal-title":"J. Circuits Syst. Comput."},{"key":"2860_CR20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105025","volume":"111","author":"N Kumar","year":"2021","unstructured":"N. Kumar, M. Kumar, Low power cmos differential ring vco designs using dual delay stages in 0.13 $$\\mu $$m technology for wireless applications. Microelectron. J. 111, 105025 (2021)","journal-title":"Microelectron. J."},{"key":"2860_CR21","doi-asserted-by":"crossref","unstructured":"S.Y. Lee, S. Amakawa, N. Ishihara, K. Masu, 2.4\u201310 ghz low-noise injection-locked ring voltage controlled oscillator in 90 nm complementary metal oxide semiconductor. Japan J. Appl. Phys. 50(4S), 04DE03 (2011)","DOI":"10.1143\/JJAP.50.04DE03"},{"issue":"6","key":"2860_CR22","doi-asserted-by":"publisher","first-page":"1387","DOI":"10.1109\/TITB.2010.2053942","volume":"14","author":"SY Lee","year":"2010","unstructured":"S.Y. Lee, L.H. Wang, Q. Fang, A low-power rfid integrated circuits for intelligent healthcare systems. IEEE Trans. Inf Technol. Biomed. 14(6), 1387\u20131396 (2010)","journal-title":"IEEE Trans. Inf Technol. Biomed."},{"issue":"12","key":"2860_CR23","doi-asserted-by":"publisher","first-page":"1328","DOI":"10.1016\/j.mejo.2013.09.003","volume":"44","author":"WT Lee","year":"2013","unstructured":"W.T. Lee, J. Shim, J. Jeong, Design of a three-stage ring-type voltage-controlled oscillator with a wide tuning range by controlling the current level in an embedded delay cell. Microelectron. J. 44(12), 1328\u20131335 (2013)","journal-title":"Microelectron. J."},{"key":"2860_CR24","doi-asserted-by":"crossref","unstructured":"J. Li, F. Huang, Y. Zhang, A broadband low phase noise 12.4\u201315.4 ghz cmos voltage controlled oscillator. in 2015 IEEE International Conference on Communication Problemsolving (ICCP), pp. 62\u201365. IEEE (2015)","DOI":"10.1109\/ICCPS.2015.7454090"},{"key":"2860_CR25","doi-asserted-by":"crossref","unstructured":"X. Li, J. Zhang, Y. Zhang, W. Wang, H. Liu, C. Lu, A 5.7\u20136.0 ghz cmos pll with low phase noise and- 68 dbc reference spur, AEU-Int. J. Electron. Commun. 85, 23\u201331 (2018)","DOI":"10.1016\/j.aeue.2017.12.025"},{"key":"2860_CR26","doi-asserted-by":"crossref","unstructured":"Z. Li, Y. Zhuang, B. Li, G. Jin, A 9.8-mw 1.2-ghz cmos frequency synthesizer with a low phase-noise lc-vco and an i\/q frequency divider. J. Semicond. 32(7), 075008 (2011)","DOI":"10.1088\/1674-4926\/32\/7\/075008"},{"key":"2860_CR27","doi-asserted-by":"crossref","unstructured":"H.Q. Liu, L. Siek, W.L. Goh, W.M. Lim, A 7-ghz multiloop ring oscillator in 0.18-$$\\mu $$m cmos technology. Analog Integr. Circuits Signal Process. 56, 179\u2013184 (2008)","DOI":"10.1007\/s10470-008-9163-z"},{"issue":"7","key":"2860_CR28","doi-asserted-by":"publisher","first-page":"1133","DOI":"10.3390\/electronics11071133","volume":"11","author":"X Liu","year":"2022","unstructured":"X. Liu, H. Wang, X. Yang, J. Wang, Quad-band circular polarized antenna for gnss, 5g and wifi-6e applications. Electronics 11(7), 1133 (2022)","journal-title":"Electronics"},{"issue":"6","key":"2860_CR29","doi-asserted-by":"publisher","first-page":"422","DOI":"10.1016\/j.mejo.2015.03.004","volume":"46","author":"R Manikandan","year":"2015","unstructured":"R. Manikandan, B. Amrutur, A zero charge-pump mismatch current tracking loop for reference spur reduction in plls. Microelectron. J. 46(6), 422\u2013430 (2015)","journal-title":"Microelectron. J."},{"issue":"5","key":"2860_CR30","doi-asserted-by":"publisher","first-page":"1151","DOI":"10.1109\/JSSC.2013.2252515","volume":"48","author":"S Min","year":"2013","unstructured":"S. Min, T. Copani, S. Kiaei, B. Bakkaloglu, A 90-nm cmos 5-ghz ring-oscillator pll with delay-discriminator-based active phase-noise cancellation. IEEE J. SolidState Circuits 48(5), 1151\u20131160 (2013)","journal-title":"IEEE J. SolidState Circuits"},{"issue":"5","key":"2860_CR31","doi-asserted-by":"publisher","first-page":"586","DOI":"10.1109\/4.760367","volume":"34","author":"CH Park","year":"1999","unstructured":"C.H. Park, B. Kim, A low-noise, 900-mhz vco in 0.6-\/spl mu\/m cmos. IEEE J. Solid-State Circuits 34(5), 586\u2013591 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2860_CR32","unstructured":"R. Ratan, Design of a phase locked loop based clocking circuit for high speed serial link applications (2014)"},{"key":"2860_CR33","volume-title":"Design of Analog CMOS Integrated Circuits","author":"B Razavi","year":"2005","unstructured":"B. Razavi, Design of Analog CMOS Integrated Circuits (McGraw-Hill Publications, NewYork, 2005)"},{"key":"2860_CR34","doi-asserted-by":"crossref","unstructured":"B. Razavi, Design of CMOS Phase-locked Loops: From Circuit Level to Architecture Level. Cambridge University Press (2020)","DOI":"10.1017\/9781108626200"},{"key":"2860_CR35","doi-asserted-by":"crossref","unstructured":"V. Ruparelia, M. Chakraverty, S.S. Desai, P. Harisankar, Performance comparison of commercially available rf analog and mixed signal simulation tools using benchmark circuits, in Microelectronics, Electromagnetics and Telecommunications: Proceedings of ICMEET 2017, pp. 443\u2013451. Springer (2018)","DOI":"10.1007\/978-981-10-7329-8_45"},{"issue":"09","key":"2860_CR36","doi-asserted-by":"publisher","first-page":"2050142","DOI":"10.1142\/S021812662050142X","volume":"29","author":"JK Sahani","year":"2020","unstructured":"J.K. Sahani, A. Singh, A. Agarwal, A wide frequency range low jitter integer pll with switch and inverter based cp in 0.18 $$\\mu $$m cmos technology. J. Circuits Syst. Comput. 29(09), 2050142 (2020)","journal-title":"J. Circuits Syst. Comput."},{"key":"2860_CR37","doi-asserted-by":"crossref","unstructured":"Y. Shao, H. Liu, W. Wang, A high-speed low power multi-modulus frequency divider based on tspc logic using 55nm cmos, in IOP Conference Series: Materials Science and Engineering, vol. 452, p. 042120. IOP Publishing (2018)","DOI":"10.1088\/1757-899X\/452\/4\/042120"},{"key":"2860_CR38","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1007\/s10470-020-01584-2","volume":"103","author":"G Sharma","year":"2020","unstructured":"G. Sharma, A. Johar, T. Kumar, D. Boolchandani, Design and analysis of wide tuning range differential ring oscillator (wtr-dro). Analog Integr. Circ. Sig. Process 103, 17\u201329 (2020)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"2860_CR39","doi-asserted-by":"crossref","unstructured":"G.K. Sharma, A. kishor Johar, T.B. Kumar, D. Gupta, J.K. Bhatt, D. Boolchandani, Design and performance evaluation of differential ring oscillators for cognitive radio receiver, in 2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE), pp. 210\u2013213. IEEE (2019)","DOI":"10.1109\/WITCONECE48374.2019.9092909"},{"key":"2860_CR40","doi-asserted-by":"crossref","unstructured":"G.K. Sharma, A.K. Johar, D. Boolchandani, Low power, wide range synthesizer for 534 mhz\u201318.56 ghz band with fom of- 192.45 dbc\/hz. J. Circuits Syst. Comput. 31(02), 2250032 (2022)","DOI":"10.1142\/S0218126622500323"},{"key":"2860_CR41","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2020.153390","volume":"125","author":"GK Sharma","year":"2020","unstructured":"G.K. Sharma, T.B. Kumar, A.K. Johar, D. Boolchandani, A wide tuning range, low noise oscillator with fom of-188 dbc\/hz in 45 nm cmos. AEU-Int. J. Electron. Commun. 125, 153390 (2020)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2860_CR42","doi-asserted-by":"crossref","unstructured":"J. Sharma, R. Ahmad, A. Yadav, T. Varma, D. Boolchandani, Design and optimization of phase frequency detector through taguchi and anova statistical techniques for fast settling low power frequency synthesizer. Integration p. 102162 (2024)","DOI":"10.1016\/j.vlsi.2024.102162"},{"issue":"09","key":"2860_CR43","doi-asserted-by":"publisher","first-page":"2350158","DOI":"10.1142\/S021812662350158X","volume":"32","author":"J Sharma","year":"2023","unstructured":"J. Sharma, G.K. Sharma, T. Varma, D. Boolchandani, Optimization of performance parameters of phase frequency detector using Taguchi doe and pareto anova techniques. J. Circuits Syst. Comput. 32(09), 2350158 (2023)","journal-title":"J. Circuits Syst. Comput."},{"key":"2860_CR44","unstructured":"I.S. Shen, H.T. Ke, C.F. Jou, Ultra low power 5.4-ghz current-reused vco with internal lc series resonance in 0.18-$$\\mu $$m cmos technology, in 2010 Asia-Pacific Microwave Conference, pp. 457\u2013460. IEEE (2010)"},{"issue":"4","key":"2860_CR45","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1109\/LMWC.2018.2813888","volume":"28","author":"J Tao","year":"2018","unstructured":"J. Tao, B. Leung, Phase noise of unsaturated two-stage voltage-controlled ring oscillator without tail current. IEEE Microwave Wirel. Compon. Lett. 28(4), 344\u2013346 (2018)","journal-title":"IEEE Microwave Wirel. Compon. Lett."},{"key":"2860_CR46","doi-asserted-by":"crossref","unstructured":"R. Tao, M. Berroth, Low power 10 ghz ring vco using source capacitively coupled current amplifier in 0.12 $$\\mu $$m cmos technology. Electron. Lett., 40(23), 1 (2004)","DOI":"10.1049\/el:20046514"},{"issue":"4","key":"2860_CR47","doi-asserted-by":"publisher","first-page":"775","DOI":"10.1109\/JSSC.2007.892194","volume":"42","author":"T Wu","year":"2007","unstructured":"T. Wu, K. Mayaram, U.K. Moon, An on-chip calibration technique for reducing supply voltage sensitivity in ring oscillators. IEEE J. Solid-State Circuits 42(4), 775\u2013783 (2007)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2860_CR48","doi-asserted-by":"crossref","unstructured":"S.T. Yan, H.C. Luong, A 3-v 1.3-to-1.8-ghz cmos voltage-controlled oscillator with 0.3-ps jitter. IEEE Trans. Circuits Syst. II: Analog Digital Signal Process. 45(7), 876\u2013880 (1998)","DOI":"10.1109\/82.700936"},{"key":"2860_CR49","doi-asserted-by":"crossref","unstructured":"T. Yoshio, T. Kihara, T. Yoshimura, A 0.55 v back-gate controlled ring vco for adcs in 65 nm sotb cmos, in 2017 IEEE Asia Pacific microwave conference (APMC), pp. 946\u2013948. IEEE (2017)","DOI":"10.1109\/APMC.2017.8251606"},{"key":"2860_CR50","doi-asserted-by":"crossref","unstructured":"C. Zhang, Z. Li, J. Fang, J. Zhao, Y. Guo, J. Chen, A novel high-speed cmos fullydifferentical ring vco, in 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1\u20133. IEEE (2014)","DOI":"10.1109\/ICSICT.2014.7021580"},{"key":"2860_CR51","doi-asserted-by":"crossref","unstructured":"H. Zhang, H. Li, Y. Wang, A tunable cmos ring vco in a wide frequency range, in 2011 International Conference on Multimedia Technology, pp. 6475\u20136478. IEEE (2011)","DOI":"10.1109\/ICMT.2011.6002383"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02860-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02860-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02860-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,2]],"date-time":"2025-02-02T21:16:36Z","timestamp":1738530996000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02860-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,19]]},"references-count":51,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,2]]}},"alternative-id":["2860"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02860-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,19]]},"assertion":[{"value":"5 February 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 August 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 September 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 September 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors assert that they do not have any conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}