{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T02:32:06Z","timestamp":1776133926468,"version":"3.50.1"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T00:00:00Z","timestamp":1727308800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T00:00:00Z","timestamp":1727308800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1007\/s00034-024-02874-0","type":"journal-article","created":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T17:02:17Z","timestamp":1727370137000},"page":"684-700","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Heuristic Analysis of Digital Down Converter Design for Software-Defined Radio Applications"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8908-8608","authenticated-orcid":false,"given":"Debarshi","family":"Datta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himadri Sekhar","family":"Dutta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mrinal Kanti","family":"Naskar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,9,26]]},"reference":[{"key":"2874_CR1","doi-asserted-by":"publisher","first-page":"533","DOI":"10.1007\/s00542-019-04579-w","volume":"28","author":"D Datta","year":"2022","unstructured":"D. Datta, P. Mitra, H.S. Dutta, FPGA implementation of high performance digital down converter for software defined radio. Microsyst. Tech. 28, 533\u2013542 (2022). https:\/\/doi.org\/10.1007\/s00542-019-04579-w","journal-title":"Microsyst. Tech."},{"key":"2874_CR2","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/794891","author":"AS Dhar","year":"2010","unstructured":"A.S. Dhar, B. Lakshmi, CORDIC architectures: a survey, hindawi publishing corp. VLSI Design (2010). https:\/\/doi.org\/10.1155\/2010\/794891","journal-title":"VLSI Design"},{"key":"2874_CR3","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617501262","author":"L Guo","year":"2017","unstructured":"L. Guo, F. Tan, P. Zhan, H. Zeng, Decomposing numerically controlled oscillator in parallel digital down conversion architecture. J. Circuits. Syst. Comp. (2017). https:\/\/doi.org\/10.1142\/S0218126617501262","journal-title":"Syst. Comp."},{"key":"2874_CR4","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1109\/TASSP.1981.1163535","volume":"29","author":"EB Hogenauer","year":"1981","unstructured":"E.B. Hogenauer, An economical class of digital filters for decimation and interpolation. IEEE Trans. Acoustic Speech Signal Process 29, 155\u2013162 (1981). https:\/\/doi.org\/10.1109\/TASSP.1981.1163535","journal-title":"IEEE Trans. Acoustic Speech Signal Process"},{"issue":"2","key":"2874_CR5","doi-asserted-by":"publisher","first-page":"305","DOI":"10.22266\/ijies2019.0430.30","volume":"12","author":"SC Inguva","year":"2019","unstructured":"S.C. Inguva, J.B. Seventiline, LH-CORDIC: Low power FPGA based implementation of CORDIC architecture. Int. J. Intelligent Eng. Syst. 12(2), 305\u2013314 (2019). https:\/\/doi.org\/10.22266\/ijies2019.0430.30","journal-title":"Int. J. Intelligent Eng. Syst."},{"issue":"5","key":"2874_CR6","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1109\/TASSP.1977.1162980","volume":"25","author":"J Kaiser","year":"1977","unstructured":"J. Kaiser, R. Hamming, Sharpening the response of a symmetric nonrecursive filter by multiple use of the same filter. IEEE Trans. Acoustics Speech Signal Process. 25(5), 415\u2013422 (1977). https:\/\/doi.org\/10.1109\/TASSP.1977.1162980","journal-title":"IEEE Trans. Acoustics Speech Signal Process."},{"key":"2874_CR7","doi-asserted-by":"publisher","unstructured":"P. H. W. Leong, Recent trends in FPGA architectures and applications, in: 4th IEEE Int. Symp. on Electronic Design, Test & Applications, China, (2008), pp. 137\u2013141. https:\/\/doi.org\/10.1109\/DELTA.2008.14","DOI":"10.1109\/DELTA.2008.14"},{"issue":"12","key":"2874_CR8","doi-asserted-by":"publisher","first-page":"3548","DOI":"10.1109\/TVLSI.2017.2748603","volume":"25","author":"X Liu","year":"2017","unstructured":"X. Liu, X. Yan, Z. Wang, Q. Deng, Design and FPGA implementation of a reconfigurable digital down converter for wideband applications. IEEE Trans. VLSI Syst. 25(12), 3548\u20133552 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2748603","journal-title":"IEEE Trans. VLSI Syst."},{"key":"2874_CR9","unstructured":"Matlab 2021: https:\/\/in.mathworks.com\/products\/new_products\/release2021a.html"},{"issue":"5","key":"2874_CR10","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1109\/JSSC.2003.810056","volume":"38","author":"S Mathew","year":"2005","unstructured":"S. Mathew, M. Anders, R.K. Krishnamurthy, S. Borkar, A 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core. IEEE J. Solid-State Circuits 38(5), 689\u2013695 (2005). https:\/\/doi.org\/10.1109\/JSSC.2003.810056","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2874_CR11","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60566-178-0","volume-title":"Multirate Filtering for Digital Signal Processing: Matlab Applications","author":"L Milic","year":"2009","unstructured":"L. Milic, Multirate Filtering for Digital Signal Processing: Matlab Applications (Information Science Reference, Hershey, NY, USA, 2009)"},{"key":"2874_CR12","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/j.vlsi.2019.05.006","volume":"68","author":"LL Motta","year":"2019","unstructured":"L.L. Motta, B.A.A. Acurio, N.F.T.A. Aniceto, L.G.P. Meloni, Design and implementation of a digital down\/up conversion directly from\/to RF channels in HDL. Int. the VLSI J. 68, 30\u201337 (2019). https:\/\/doi.org\/10.1016\/j.vlsi.2019.05.006","journal-title":"Int. the VLSI J."},{"key":"2874_CR13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCMC53470.2022.9753730","author":"H Nair","year":"2022","unstructured":"H. Nair, A. Chalil, FPGA implementation of area and speed efficient CORDIC algorithm. Int. Conf. Comput. Methodol. Commun. (ICCMC) (2022). https:\/\/doi.org\/10.1109\/ICCMC53470.2022.9753730","journal-title":"Int. Conf. Comput. Methodol. Commun. (ICCMC)"},{"key":"2874_CR14","volume-title":"Discrete-Time Signal Processing","author":"AV Oppenheim","year":"2010","unstructured":"A.V. Oppenheim, R.W. Schafer, Discrete-Time Signal Processing, 3rd edn. (Prentice Hall, 2010)","edition":"3"},{"key":"2874_CR15","doi-asserted-by":"publisher","unstructured":"A. K. Panda, K. C. Ray, Design and FPGA prototype of 1024-bit Blum-Blum-Shub PRBG architecture, in Proc. IEEE Int. Conf. Inf. Comm. Signal Process. (ICICSP), Singapore, (2018), pp. 38\u201343. https:\/\/doi.org\/10.1109\/ICICSP.2018.8549715","DOI":"10.1109\/ICICSP.2018.8549715"},{"issue":"11","key":"2874_CR16","doi-asserted-by":"publisher","first-page":"3944","DOI":"10.1109\/TCSI.2020.3016275","volume":"67","author":"AK Panda","year":"2020","unstructured":"A.K. Panda, R. Palisetty, K.C. Ray, High-speed area-efficient VLSI architecture of three-operand binary adder. IEEE Trans. Circuits Sys. 67(11), 3944\u20133953 (2020). https:\/\/doi.org\/10.1109\/TCSI.2020.3016275","journal-title":"IEEE Trans. Circuits Sys."},{"key":"2874_CR17","doi-asserted-by":"publisher","first-page":"2883","DOI":"10.1007\/s00034-020-01601-9","volume":"40","author":"P Sikka","year":"2021","unstructured":"P. Sikka, A.R. Asati, C. Shekhar, Power-and area-optimized high-level synthesis implementation of a digital down converter for software-defined radio applications. Circuits Syst. Signal Process. 40, 2883\u20132894 (2021). https:\/\/doi.org\/10.1007\/s00034-020-01601-9","journal-title":"Circuits Syst. Signal Process."},{"key":"2874_CR18","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126620501868","author":"SK Singhal","year":"2020","unstructured":"S.K. Singhal, B.K. Mohanty, S. Patel, G. Saxena, Efficient Diminished-1 Modulo (2n +1) Adder using Parallel Prefix Adder. J. Circuits Syst. Comp. (2020). https:\/\/doi.org\/10.1142\/S0218126620501868","journal-title":"J. Circuits Syst. Comp."},{"key":"2874_CR19","unstructured":"R. Teymourzadeh, M. Othman, VLSI implementation of cascaded integrator comb filters for DSP applications, arXiv preprint arXiv, 2018."},{"key":"2874_CR20","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","volume":"8","author":"JE Volder","year":"1959","unstructured":"J.E. Volder, The CORDIC trigonometric computing technique. IRE Trans. Elect. Comp. 8, 330\u2013334 (1959). https:\/\/doi.org\/10.1109\/TEC.1959.5222693","journal-title":"IRE Trans. Elect. Comp."},{"key":"2874_CR21","unstructured":"Xilinx Vivado 2022.1: https:\/\/docs.amd.com\/r\/2022.1-English\/ug1304-versal-acap-ssdg\/Vivado-Design-Suite"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02874-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02874-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02874-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T13:33:25Z","timestamp":1737380005000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02874-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,26]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1]]}},"alternative-id":["2874"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02874-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,26]]},"assertion":[{"value":"5 September 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 September 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 September 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 September 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interests"}},{"value":"This article does not contain any studies with human participants or animals performed by any of the authors.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}