{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T16:25:59Z","timestamp":1783009559324,"version":"3.54.5"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,11,28]],"date-time":"2024-11-28T00:00:00Z","timestamp":1732752000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,11,28]],"date-time":"2024-11-28T00:00:00Z","timestamp":1732752000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100002383","name":"King Saud University","doi-asserted-by":"publisher","award":["RSPD2023R1006"],"award-info":[{"award-number":["RSPD2023R1006"]}],"id":[{"id":"10.13039\/501100002383","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1007\/s00034-024-02922-9","type":"journal-article","created":{"date-parts":[[2024,11,28]],"date-time":"2024-11-28T18:52:30Z","timestamp":1732819950000},"page":"2562-2591","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["A Variation-Tolerant, Stable, Low-Power 6T SRAM Cell in 32-nm CNTFET Technology"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6318-0286","authenticated-orcid":false,"given":"Elangovan","family":"Mani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7681-3695","authenticated-orcid":false,"given":"Ahmed","family":"Elbarbary","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9399-6872","authenticated-orcid":false,"given":"Mohammed A.","family":"El-Meligy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7873-0586","authenticated-orcid":false,"given":"Haitham A.","family":"Mahmoud","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,11,28]]},"reference":[{"key":"2922_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSI.2022.3207992","volume":"69","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, A highly stable low-energy 10T SRAM for near-threshold operation. IEEE Trans. Circuits Syst. I Regul. Pap. 69, 1\u201311 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2922_CR2","doi-asserted-by":"publisher","first-page":"105427","DOI":"10.1016\/j.mejo.2022.105427","volume":"123","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, S. Birla, M. Gholipour, Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM. Microelectron. J. 123, 105427 (2022)","journal-title":"Microelectron. J."},{"key":"2922_CR3","first-page":"1","volume":"111","author":"E Abbasian","year":"2023","unstructured":"E. Abbasian, S. Birla, A. Sachdeva, E. Mani, A low-power SRAM design with enhanced stability and ION\/IOFF ratio in FinFET technology for wearable device applications. Int. J. Electron. 111, 1\u201318 (2023)","journal-title":"Int. J. Electron."},{"key":"2922_CR4","doi-asserted-by":"publisher","first-page":"085013","DOI":"10.1088\/1361-6641\/ac7349","volume":"37","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, M. Gholipour, Robust transmission gate-based 10T subthreshold SRAM for internet-of-things applications. Semicond. Sci. Technol. 37, 085013 (2022)","journal-title":"Semicond. Sci. Technol."},{"key":"2922_CR5","doi-asserted-by":"publisher","first-page":"970","DOI":"10.1002\/cta.2954","volume":"49","author":"E Abbasian","year":"2021","unstructured":"E. Abbasian, M. Gholipour, Single-ended half-select disturb-free 11T static random access memory cell for reliable and low power applications. Int. J. Circuit Theory Appl. 49, 970\u2013989 (2021)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2922_CR6","doi-asserted-by":"crossref","unstructured":"E. Abbasian, F. Izadinasab, M. Gholipour, A reliable low standby power 10T SRAM cell with expanded static noise margins. IEEE Trans. Circuits Syst. I Regul. Pap. (2022)","DOI":"10.1109\/TCSI.2021.3138849"},{"key":"2922_CR7","doi-asserted-by":"crossref","unstructured":"E. Abbasian, S. Sofimowloodi, Energy-efficient single-ended read\/write 10T near-threshold SRAM. IEEE Trans. Circuits Syst. I Regul. Pap. (2023)","DOI":"10.1109\/TCSI.2023.3247807"},{"key":"2922_CR8","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102928","volume":"72","author":"E Abiri","year":"2020","unstructured":"E. Abiri, A. Darabi, Reversible logic-based magnitude comparator (RMC) circuit using modified-GDI technique for motion detection applications in image processing. Microprocess. Microsyst. 72, 102928 (2020)","journal-title":"Microprocess. Microsyst."},{"key":"2922_CR9","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1016\/j.micpro.2018.04.010","volume":"60","author":"E Abiri","year":"2018","unstructured":"E. Abiri, A. Darabi, A novel modified GDI method-based clocked M\/S-TFF for future generation microprocessor chips in nano schemes. Microprocess. Microsyst. 60, 122\u2013137 (2018)","journal-title":"Microprocess. Microsyst."},{"key":"2922_CR10","doi-asserted-by":"crossref","unstructured":"S. Ahmad, N. Alam, M. Hasan, B.-S. Kong, A comprehensive review of design challenges and techniques for nanoscale SRAM: a cell perspective (2022)","DOI":"10.36227\/techrxiv.21326055"},{"key":"2922_CR11","doi-asserted-by":"crossref","unstructured":"A.I. Alsalibi, M.K.Y. Shambour, M.A. Abu-Hashem, M. Shehab, Q. Shambour, R. Muqat, Nonvolatile memory-based internet of things: a survey, in Artificial Intelligence-based Internet of Things Systems, pp. 285\u2013304 (2022)","DOI":"10.1007\/978-3-030-87059-1_11"},{"key":"2922_CR12","doi-asserted-by":"publisher","first-page":"1282","DOI":"10.3390\/s18041282","volume":"18","author":"M Cerchecci","year":"2018","unstructured":"M. Cerchecci, F. Luti, A. Mecocci, S. Parrino, G. Peruzzi, A. Pozzebon, A low power IoT sensor node architecture for waste management within smart cities context. Sensors 18, 1282 (2018)","journal-title":"Sensors"},{"key":"2922_CR13","doi-asserted-by":"publisher","first-page":"1495","DOI":"10.1109\/JSSC.2011.2128150","volume":"46","author":"KC Chun","year":"2011","unstructured":"K.C. Chun, P. Jain, J.H. Lee, C.H. Kim, A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power on-die caches. IEEE J. Solid-State Circuits 46, 1495\u20131505 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2922_CR14","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part i: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"2922_CR15","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"2922_CR16","first-page":"1","volume":"43","author":"M Elangovan","year":"2023","unstructured":"M. Elangovan, K. Sharma, A. Sachdeva, L. Gupta, Read improved and low leakage power CNTFET based hybrid 10t SRAM cell for low power applications. Circuits Syst. Signal Process. 43, 1\u201334 (2023)","journal-title":"Circuits Syst. Signal Process."},{"key":"2922_CR17","doi-asserted-by":"publisher","first-page":"2250233","DOI":"10.1142\/S0218126622502334","volume":"31","author":"M Elangovan","year":"2022","unstructured":"M. Elangovan, M. Muthukrishnan, Design of high stability and low power 7T SRAM cell in 32-NM CNTFET technology. J. Circuits Syst. Comput. 31, 2250233 (2022)","journal-title":"J. Circuits Syst. Comput."},{"issue":"12","key":"2922_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1142\/S0218126621502133","volume":"30","author":"M Elangovan","year":"2021","unstructured":"M. Elangovan, A novel darlington-based 8T CNTFET SRAM cell for low power applications. J. Circuits Syst. Comput. 30(12), 1\u201317 (2021)","journal-title":"J. Circuits Syst. Comput."},{"key":"2922_CR19","volume-title":"Computer Architecture: A Quantitative Approach","author":"JL Hennessy","year":"2017","unstructured":"J.L. Hennessy, D.A. Patterson, Computer Architecture: A Quantitative Approach (Morgan kaufmann, New York, 2017)"},{"key":"2922_CR20","unstructured":"https:\/\/mec.umn.edu\/ptm"},{"key":"2922_CR21","doi-asserted-by":"publisher","first-page":"1628","DOI":"10.1109\/JSSC.2017.2661838","volume":"52","author":"D Jeon","year":"2017","unstructured":"D. Jeon, Q. Dong, Y. Kim, X. Wang, S. Chen, H. Yu et al., A 23-mW face recognition processor with mostly-read 5T memory in 40-nm CMOS. IEEE J. Solid-State Circuits 52, 1628\u20131642 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2922_CR22","doi-asserted-by":"publisher","first-page":"154601","DOI":"10.1016\/j.aeue.2023.154601","volume":"163","author":"T Khurshid","year":"2023","unstructured":"T. Khurshid, V. Singh, Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using CNTFET. AEU Int. J. Electron. Commun. 163, 154601 (2023)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2922_CR23","doi-asserted-by":"publisher","first-page":"979","DOI":"10.1016\/j.mejo.2008.11.062","volume":"40","author":"AK Kureshi","year":"2009","unstructured":"A.K. Kureshi, M. Hasan, Performance comparison of CNFET-and CMOS-based 6T SRAM cell in deep submicron. Microelectron. J. 40, 979\u2013982 (2009)","journal-title":"Microelectron. J."},{"key":"2922_CR24","doi-asserted-by":"publisher","first-page":"2786","DOI":"10.1007\/s11664-022-09516-8","volume":"51","author":"R Maheswaran","year":"2022","unstructured":"R. Maheswaran, B.P. Shanmugavel, A critical review of the role of carbon nanotubes in the progress of next-generation electronic applications. J. Electron. Mater. 51, 2786\u20132800 (2022)","journal-title":"J. Electron. Mater."},{"key":"2922_CR25","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2022.154308","volume":"154","author":"E Mani","year":"2022","unstructured":"E. Mani, E. Abbasian, M. Gunasegeran, S. Sofimowloodi, Design of high stability, low power and high speed 12 T SRAM cell in 32-nm CNTFET technology. AEU Int. J. Electron. Commun. 154, 154308 (2022)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2922_CR26","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.155102","volume":"175","author":"E Mani","year":"2024","unstructured":"E. Mani, P. Nimmagadda, S.J. Basha, M.A. El-Meligy, H.A. Mahmoud, A FinFET-based low-power, stable 8T SRAM cell with high yield. AEU Int. J. Electron. Commun. 175, 155102 (2024)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2922_CR27","first-page":"100479","volume":"7","author":"E Mani","year":"2024","unstructured":"E. Mani, K. Sharma, A. Sachdeva et al., One-sided Schmitt-Trigger-based low power read decoupled 11T CNTFET SRAM with improved stability. Circuits Syst. Signal Process. 7, 100479 (2024)","journal-title":"Circuits Syst. Signal Process."},{"key":"2922_CR28","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1049\/iet-cds.2017.0227","volume":"12","author":"G Pasandi","year":"2018","unstructured":"G. Pasandi, M. Pedram, Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs. IET Circuits Devices Syst. 12, 460\u2013466 (2018)","journal-title":"IET Circuits Devices Syst."},{"key":"2922_CR29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mssp.2021.106002","volume":"134","author":"RK Ratnesh","year":"2021","unstructured":"R.K. Ratnesh, A. Goel, G. Kaushik, H. Garg, M. Singh, B. Prasad, Advancement and challenges in MOSFET scaling. Mater. Sci. Semicond. Process. 134, 106002 (2021)","journal-title":"Mater. Sci. Semicond. Process."},{"key":"2922_CR30","doi-asserted-by":"crossref","unstructured":"A. Sachdeva, D. Kumar, E. Abbasian, A carbon nano-tube field effect transistor based stable, low-power 8T static random access memory cell with improved write access time, in AEU-International Journal of Electronics and Communications, p. 154565 (2023)","DOI":"10.1016\/j.aeue.2023.154565"},{"key":"2922_CR31","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104611","volume":"92","author":"P Sanvale","year":"2019","unstructured":"P. Sanvale, N. Gupta, V. Neema, A.P. Shah, S.K. Vishvakarma, An improved read-assist energy efficient single ended PPN based 10T SRAM cell for wireless sensor network. Microelectron. J. 92, 104611 (2019)","journal-title":"Microelectron. J."},{"key":"2922_CR32","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.2685","volume":"33","author":"Y Shrivastava","year":"2020","unstructured":"Y. Shrivastava, T.K. Gupta, Design of low-power high-speed CNFET 1-trit unbalanced ternary multiplier. Int. J. Numer. Model. Electron. Networks Devices Fields 33, e2685 (2020)","journal-title":"Int. J. Numer. Model. Electron. Networks Devices Fields"},{"key":"2922_CR33","doi-asserted-by":"publisher","first-page":"154669","DOI":"10.1016\/j.aeue.2023.154669","volume":"167","author":"L Soni","year":"2023","unstructured":"L. Soni, N. Pandey, A novel CNTFET based Schmitt\u2013Trigger read decoupled 12T SRAM cell with high speed, low power, and high Ion\/Ioff ratio. AEU Int. J. Electron. Commun. 167, 154669 (2023)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"2922_CR34","doi-asserted-by":"crossref","unstructured":"N. Srikanth, A.C. Kumar, History of carbon nanotubes, in Handbook of Carbon Nanotubes (Springer, 2022), pp. 1\u201322.","DOI":"10.1007\/978-3-319-70614-6_51-1"},{"key":"2922_CR35","unstructured":"Stanford University CNFET model Website, Stanford University, CA. http:\/\/nano.stanford.edu\/model.php?Id=23"},{"key":"2922_CR36","doi-asserted-by":"publisher","first-page":"3523","DOI":"10.1007\/s00034-020-01638-w","volume":"40","author":"S Tabrizchi","year":"2021","unstructured":"S. Tabrizchi, F. Sharifi, P. Dehghani, Energy-efficient and PVT-tolerant CNFET-based ternary full adder cell. Circuits Syst. Signal Process. 40, 3523\u20133535 (2021)","journal-title":"Circuits Syst. Signal Process."},{"key":"2922_CR37","doi-asserted-by":"publisher","first-page":"5095","DOI":"10.3390\/s23115095","volume":"23","author":"S Thirugnanam","year":"2023","unstructured":"S. Thirugnanam, L.W. Soong, C.M. Prabhu, A.K. Singh, Energy-efficient and variability-resilient 11T SRAM design using data-aware read-write assist (DARWA) technique for low-power applications. Sensors 23, 5095 (2023)","journal-title":"Sensors"},{"key":"2922_CR38","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MSSC.2018.2882285","volume":"11","author":"L Xiu","year":"2019","unstructured":"L. Xiu, Time Moore: exploiting Moore\u2019s law from the perspective of time. IEEE Solid State Circuits Mag. 11, 39\u201355 (2019)","journal-title":"IEEE Solid State Circuits Mag."},{"key":"2922_CR39","first-page":"593","volume":"62","author":"W Yueh","year":"2015","unstructured":"W. Yueh, S. Chatterjee, M. Zia, S. Bhunia, S. Mukhopadhyay, A memory-based logic block with optimized-for-read SRAM for energy-efficient reconfigurable computing fabric. IEEE Trans. Circuits Syst. II Express Briefs 62, 593\u2013597 (2015)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2922_CR40","doi-asserted-by":"publisher","first-page":"788","DOI":"10.1109\/TNANO.2012.2197636","volume":"11","author":"Z Zhang","year":"2012","unstructured":"Z. Zhang, J.G. Delgado-Frias, Carbon nanotube SRAM design with metallic CNT or removed metallic CNT tolerant approaches. IEEE Trans. Nanotechnol. 11, 788\u2013798 (2012)","journal-title":"IEEE Trans. Nanotechnol."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02922-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02922-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02922-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T16:20:15Z","timestamp":1742314815000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02922-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,28]]},"references-count":40,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,4]]}},"alternative-id":["2922"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02922-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,28]]},"assertion":[{"value":"15 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 November 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 November 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"(a) The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper. (b) Authors confirm that they have no conflict of interest as well as no financial interests related to work submitted for possible publication in this Journal. The data generated and analyzed during this study are available from the corresponding author on reasonable request.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}