{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T04:29:55Z","timestamp":1742358595001,"version":"3.40.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T00:00:00Z","timestamp":1733184000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T00:00:00Z","timestamp":1733184000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["82327810"],"award-info":[{"award-number":["82327810"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1007\/s00034-024-02923-8","type":"journal-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T20:17:29Z","timestamp":1733257049000},"page":"2197-2225","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Low Power Noise-Shaping SAR ADC with Improved Integrator and Hybrid DAC Mismatch Mitigation Technique"],"prefix":"10.1007","volume":"44","author":[{"given":"Gang","family":"Jin","sequence":"first","affiliation":[]},{"given":"Haofeng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kexin","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3438-3970","authenticated-orcid":false,"given":"Hualian","family":"Tang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,12,3]]},"reference":[{"key":"2923_CR1","doi-asserted-by":"crossref","unstructured":"Z. Chen, M. Miyahara, A. Matsuzawa (2016) A Order Fully-passive Noise-Shaping SAR ADC with Embedded Passive Gain. In: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC). Toyama, Japan","DOI":"10.1109\/ASSCC.2016.7844197"},{"key":"2923_CR2","doi-asserted-by":"crossref","unstructured":"Z. Chen, M. Miyahara, A. Matsuzawa, A 9.35-ENOB, 14.8 fJ\/conv.-step Fully-passive Noise-Shaping SAR ADC, in 2015 Symposium on VLSI Circuits (VLSI Circuits), pp. 64\u201365(2015)","DOI":"10.1109\/VLSIC.2015.7231329"},{"key":"2923_CR3","doi-asserted-by":"publisher","first-page":"2898","DOI":"10.1109\/JSSC.2012.2217874","volume":"47","author":"JA Fredenburg","year":"2012","unstructured":"J.A. Fredenburg, M.P. Flynn, A 90-MS\/s 11-MHz-bandwidth 62-dB SNDR noise-shaping SAR ADC. IEEE J. Solid-State Circuits 47, 2898\u20132904 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR4","doi-asserted-by":"publisher","first-page":"2620","DOI":"10.1109\/JSSC.2008.2006312","volume":"42","author":"BR Gregoire","year":"2008","unstructured":"B.R. Gregoire, U.-K. Moon, An over-60 dB true rail-to-rail performance using correlated level shifting and an opamp with only 30 dB loop gain. IEEE J. Solid-State Circuits 42, 2620\u20132630 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR5","doi-asserted-by":"crossref","unstructured":"X. Han , X. Tang, A Vector Pair Based DWA Algorithm for Linearity Enhancement of CDACs in the NS-SAR ADC, 2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), (2022)","DOI":"10.1109\/APCCAS55924.2022.10090367"},{"key":"2923_CR6","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1109\/JSSC.2023.3300928","volume":"59","author":"K Jeong","year":"2024","unstructured":"K. Jeong, S. Ha, M. Je, A 15.4-ENOB, fourth-order truncation-error-shaping NS-SAR-nested \u0394\u03a3 modulator with boosted input impedance and range for biosignal acquisition. IEEE J. Solid-State Circuits 59, 528\u2013539 (2024)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR7","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1109\/OJSSCS.2021.3119910","volume":"1","author":"L Jie","year":"2021","unstructured":"L. Jie, J. Liu, X. Tang, An overview of noise-shaping SAR ADC: from fundamentals to the frontier. IEEE Open J Solid-State Circuits Soc 1, 149\u2013161 (2021)","journal-title":"IEEE Open J Solid-State Circuits Soc"},{"issue":"1","key":"2923_CR8","doi-asserted-by":"publisher","first-page":"45","DOI":"10.3390\/electronics13010045","volume":"13","author":"CL Kok","year":"2024","unstructured":"C.L. Kok, L. Siek, Designing a twin frequency control DC-DC buck converter using accurate load current sensing technique. Electronics 13(1), 45 (2024)","journal-title":"Electronics"},{"key":"2923_CR9","doi-asserted-by":"crossref","unstructured":"H. Li, Y. Shen, E. Cantatore and P. Harpe, A First-Order Continuous-Time Noise-Shaping SAR ADC with Duty-Cycled Integrator, IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pp. 58\u201359 (2022)","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830373"},{"key":"2923_CR10","doi-asserted-by":"publisher","first-page":"2078","DOI":"10.1109\/JSSC.2022.3168588","volume":"57","author":"H Li","year":"2022","unstructured":"H. Li, Y. Shen, H. Xin, E. Cantatore, P. Harpe, A 7.3-\u03bcW 13-ENOB 98-dB SFDR noise-shaping SAR ADC with duty-cycled amplifier and mismatch error shaping. IEEE J. Solid-State Circuits 57, 2078\u20132089 (2022)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR11","doi-asserted-by":"publisher","first-page":"3484","DOI":"10.1109\/JSSC.2018.2871081","volume":"53","author":"S Li","year":"2018","unstructured":"S. Li, B. Qiao, M. Gandara, D.Z. Pan, N. Sun, A 13-ENOB second-order noise-shaping SAR ADC realizing optimized NTF zeros using the error-feedback structure. IEEE J. Solid-State Circuits 53, 3484\u20133496 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR12","doi-asserted-by":"publisher","first-page":"105292","DOI":"10.1016\/j.mejo.2021.105292","volume":"118","author":"Y Li","year":"2021","unstructured":"Y. Li, Y. Zhao, Y. Zhao, A 12.1bit-ENOB noise shaping SAR ADC for biosensor applications. Microelectr J. 118, 105292 (2021)","journal-title":"Microelectr J."},{"key":"2923_CR13","doi-asserted-by":"crossref","unstructured":"Y. Z. Lin, C. Y. Lin, S. C. Tsou, C. H. Tsai, A 40MHz-BW 320MS\/s Passive Noise-Shaping SAR ADC with Passive Signal-Residue Summation in 14nm FinFET. In: 2019 IEEE International Solid-State Circuits Conference (ISSCC), pp. 330\u2013332 (2019)","DOI":"10.1109\/ISSCC.2019.8662299"},{"key":"2923_CR14","doi-asserted-by":"publisher","first-page":"444","DOI":"10.1109\/JSSC.2011.2168651","volume":"47","author":"WT Lin","year":"2012","unstructured":"W.T. Lin, T.H. Kuo, A compact dynamic-performance-improved current-steering DAC with random rotation-based binary-weighted selection. IEEE J. Solid-State Circuits 47, 444\u2013453 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR15","doi-asserted-by":"crossref","unstructured":"C. C. Liu, M. C. Huang, A 0.46mW 5MHz-BW 79.7dB-SNDR Noise-Shaping SAR ADC with Dynamic-Amplifier-Based FIR-IIR Filter. In: 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp. 466\u2013467 (2017)","DOI":"10.1109\/ISSCC.2017.7870463"},{"key":"2923_CR16","doi-asserted-by":"crossref","unstructured":"J. Liu, X. Wang, Z. Gao, M. Zhan, X. Tang, N. Sun, A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4\u00d7 Passive Gain and 2nd-Order Mismatch Error Shaping. In: 2020 IEEE International Solid-State Circuits Conference (ISSCC), pp. 158\u2013160 (2020)","DOI":"10.1109\/ISSCC19947.2020.9063159"},{"key":"2923_CR17","doi-asserted-by":"publisher","first-page":"1342","DOI":"10.1109\/TCSI.2018.2879582","volume":"66","author":"J Liu","year":"2019","unstructured":"J. Liu, C.K. Hsu, X. Tang, S. Li, G. Wen, N. Sun, Error-feedback mismatch error shaping for high-resolution data converters. IEEE Trans Circuits Syst I Reg Pap. 66, 1342\u20131354 (2019)","journal-title":"IEEE Trans Circuits Syst I Reg Pap."},{"key":"2923_CR18","doi-asserted-by":"crossref","unstructured":"Y. Lu, H. Shen, A 91 dB SNDR Calibration-Free Fully-Passive Noise-Shaping SAR ADC with Mismatch Error Shaping. In: 2024 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2024)","DOI":"10.1109\/ISCAS58744.2024.10557948"},{"key":"2923_CR19","doi-asserted-by":"publisher","first-page":"1636","DOI":"10.1109\/JSSC.2022.3208144","volume":"58","author":"L Meng","year":"2023","unstructured":"L. Meng, Y. Hu, A 1.2-V 2.87-\u03bcW 94.0-dB SNDR Discrete-Time 2\u20130 MASH Delta-Sigma ADC. IEEE J. Solid-State Circuits 58, 1636\u20131645 (2023)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR20","doi-asserted-by":"crossref","unstructured":"K. Obata, K. Matsukawa, T. Miki, Y. Tsukamoto, A 97.99 dB SNDR, 2 kHz BW, 37.1 \u03bcW noise-shaping SAR ADC with dynamic element matching and modulation dither effect. In: IEEE Symposium on VLSI Circuits (VLSI-Circuits), pp. 1\u20132 (2016)","DOI":"10.1109\/VLSIC.2016.7573463"},{"key":"2923_CR21","doi-asserted-by":"crossref","unstructured":"A. Shabra, Y. S. Shu, S. H. Wen ,K. D. Chen, Design Techniques for High Linearity and Dynamic Range Digital to Analog Converters. In: 2022 IEEE Custom Integrated Circuits Conference (CICC), pp. 1\u20138 (2022)","DOI":"10.1109\/CICC53496.2022.9772804"},{"key":"2923_CR22","doi-asserted-by":"publisher","first-page":"734","DOI":"10.1109\/JSSC.2021.3135559","volume":"57","author":"Y Shen","year":"2022","unstructured":"Y. Shen, H. Li, H. Xin, E. Cantatore, P. Harpe, A 103-dB SFDR calibration-free oversampled SAR ADC with mismatch error shaping and pre-comparison techniques. IEEE J. Solid-State Circuits 57, 734\u2013744 (2022)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR23","doi-asserted-by":"publisher","first-page":"2928","DOI":"10.1109\/JSSC.2016.2592623","volume":"51","author":"YS Shu","year":"2016","unstructured":"Y.S. Shu, L.T. Kuo, T.Y. Lo, An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS. IEEE J. Solid-State Circuits 51, 2928\u20132940 (2016)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR24","doi-asserted-by":"crossref","unstructured":"A. Suanes, L. Ter\u00e9s, M. Dei, F. Serra-Graells, A 0.8mW 50kHz 94.6dB-SNDR Bootstrapping-Free SC Delta-Sigma Modulator ADC with Flicker Noise Cancellation. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2021)","DOI":"10.1109\/ISCAS51556.2021.9401688"},{"key":"2923_CR25","doi-asserted-by":"publisher","first-page":"3248","DOI":"10.1109\/JSSC.2020.3020194","volume":"55","author":"X Tang","year":"2020","unstructured":"X. Tang, X. Yang, W. Zhao, A 13.5-ENOB, 107-\u03bcW noise-shaping SAR ADC With PVT-robust closed-loop dynamic amplifier. IEEE J. Solid-State Circuits 55, 3248\u20133259 (2020)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR26","doi-asserted-by":"crossref","unstructured":"X. Tang, X. Yang, W. Zhao, A 13.5b-ENOB Second-Order Noise-Shaping SAR with PVT-Robust Closed-Loop Dynamic Amplifier. In: 2020 IEEE International Solid-State Circuits Conference (ISSCC), pp. 162\u2013164 (2020)","DOI":"10.1109\/ISSCC19947.2020.9063058"},{"key":"2923_CR27","doi-asserted-by":"publisher","first-page":"3668","DOI":"10.1109\/JSSC.2021.3108620","volume":"56","author":"TH Wang","year":"2021","unstructured":"T.H. Wang, R. Wu, V. Gupta, X. Tang, S. Li, A 13.8-ENOB fully dynamic third-order noise-shaping SAR ADC in a single-amplifier EF-CIFF structure with hardware-reusing kT\/C noise cancellation. IEEE J. Solid-State Circuits 56, 3668\u20133680 (2021)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2923_CR28","first-page":"774","volume":"69","author":"C Yang","year":"2022","unstructured":"C. Yang, L. Qiu, K. Tang, Y. Zheng, A 98.6 dB SNDR SAR ADC with a mismatch error shaping technique implemented with double sampling. IEEE TransCircuits Syst II Exp Briefs 69, 774\u2013778 (2022)","journal-title":"IEEE TransCircuits Syst II Exp Briefs"},{"key":"2923_CR29","doi-asserted-by":"publisher","first-page":"1575","DOI":"10.1109\/TVLSI.2021.3087660","volume":"29","author":"C Yang","year":"2021","unstructured":"C. Yang, E. Olieman, A. Litjes, An area-efficient SAR ADC with mismatch error shaping technique achieving 102-dB SFDR 90.2-dB SNDR Over 20-kHz bandwidth. IEEE Transa Very Large Scale Integr Syst. 29, 1575\u20131585 (2021)","journal-title":"IEEE Transa Very Large Scale Integr Syst."},{"key":"2923_CR30","first-page":"859","volume":"69","author":"P Yi","year":"2022","unstructured":"P. Yi, Y. Liang, S. Liu, N. Xu, L. Fang, Y. Hao, A 625kHz-BW, 79.3dB-SNDR second-order noise-shaping SAR ADC using high-efficiency error-feedback structure. IEEE Trans Circuits Syst II Exp Briefs 69, 859\u2013863 (2022)","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"2923_CR31","doi-asserted-by":"publisher","first-page":"2181","DOI":"10.1109\/JSSC.2021.3137540","volume":"57","author":"Q Zhang","year":"2022","unstructured":"Q. Zhang, N. Ning, A 13-Bit ENOB third-order noise-shaping SAR ADC employing hybrid error control structure and LMS-based foreground digital calibration. IEEE J. Solid-State Circuits 57, 2181\u20132195 (2022)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02923-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02923-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02923-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T16:20:19Z","timestamp":1742314819000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02923-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,3]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,4]]}},"alternative-id":["2923"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02923-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2024,12,3]]},"assertion":[{"value":"3 July 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 November 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 November 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}