{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T04:29:38Z","timestamp":1742358578368,"version":"3.40.1"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1007\/s00034-024-02934-5","type":"journal-article","created":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T20:47:20Z","timestamp":1734122840000},"page":"2226-2241","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Single and Two Pole Analysis Based Delay and Voltage Models for RLCG Interconnect Network"],"prefix":"10.1007","volume":"44","author":[{"given":"Vikas","family":"Maheshwari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hemant","family":"Patidar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neha","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajib","family":"Kar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,13]]},"reference":[{"issue":"7","key":"2934_CR1","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1109\/TCPMT.2022.3182136","volume":"12","author":"B Bandali","year":"2022","unstructured":"B. Bandali, E. Gad, M. Nakhla, Fast and stable transient simulation of nonlinear circuits using the numerical inversion of the Laplace transform. IEEE Trans. Compon. Package. Manuf. Technol. 12(7), 1171\u20131185 (2022)","journal-title":"IEEE Trans. Compon. Package. Manuf. Technol."},{"key":"2934_CR2","doi-asserted-by":"publisher","first-page":"419","DOI":"10.1007\/s10470-022-02012-3","volume":"111","author":"H Bhardwaj","year":"2022","unstructured":"H. Bhardwaj, S. Jain, H. Sohal, An innovative interconnect structure with improved Elmore delay estimation model for deep submicron technology. Analog Integr. Circ. Sig. Process 111, 419\u2013439 (2022)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"11","key":"2934_CR3","doi-asserted-by":"publisher","first-page":"1832","DOI":"10.1109\/TCPMT.2022.3225142","volume":"12","author":"M Chandrakar","year":"2022","unstructured":"M. Chandrakar, M.K. Majumder, Performance analysis using air gap defected through silicon via: impact on crosstalk and power. IEEE Trans. Compon. Packag. Manuf. Technol. 12(11), 1832\u20131840 (2022)","journal-title":"IEEE Trans. Compon. Packag. Manuf. Technol."},{"issue":"5","key":"2934_CR4","doi-asserted-by":"publisher","first-page":"962","DOI":"10.1109\/TVLSI.2021.3061484","volume":"29","author":"D Garyfallou","year":"2021","unstructured":"D. Garyfallou, S. Simoglou, N. Sketopoulos, C. Antoniadis, C.P. Sotiriou, N. Evmorfopoulos, G. Stamoulis, Gate delay estimation with library compatible current source models and effective capacitance. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 29(5), 962\u2013972 (2021). https:\/\/doi.org\/10.1109\/TVLSI.2021.3061484","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2934_CR5","unstructured":"Paolo Gargini, International roadmap for devices and systems, (2023)."},{"issue":"4","key":"2934_CR6","doi-asserted-by":"publisher","first-page":"630","DOI":"10.1109\/TDMR.2019.2937789","volume":"19","author":"SG Hamedani","year":"2019","unstructured":"S.G. Hamedani, M.H. Moaiyeri, Impacts of process and temperature variations on the crosstalk effects in sub-10 nm multilayer graphene nanoribbon interconnects. IEEE Trans. Device Mater. Reliab. 19(4), 630\u2013641 (2019). https:\/\/doi.org\/10.1109\/TDMR.2019.2937789","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"2934_CR7","doi-asserted-by":"publisher","DOI":"10.1149\/2162-8777\/ac2b3e","author":"SG Hamedani","year":"2021","unstructured":"S.G. Hamedani, M.H. Moaiyeri, Crosstalk delay and noise optimization in nanoscale multi-line interconnects based on repeater staggering in ternary logic. ECS J. Solid State Sci. Technol. (2021). https:\/\/doi.org\/10.1149\/2162-8777\/ac2b3e","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"2934_CR8","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2019.2903567","author":"SG Hamedani","year":"2019","unstructured":"S.G. Hamedani, M.H. Moaiyeri, Comparative analysis of the crosstalk effects in multilayer graphene nanoribbon and MWCNT interconnects in sub-10 nm technologies. IEEE Trans Electromagn. Compat. (2019). https:\/\/doi.org\/10.1109\/TEMC.2019.2903567","journal-title":"IEEE Trans Electromagn. Compat."},{"issue":"2","key":"2934_CR9","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/TCPMT.2020.3045877","volume":"11","author":"SG Hamedani","year":"2021","unstructured":"S.G. Hamedani, M.H. Moaiyeri, M. Meghdadi, Vertical noise reduction in 3-D mixed-signal integrated circuits with graphene nanoribbon and carbon nanotube interconnects. IEEE Trans. Compon., Packag and Manufacturing Technology. 11(2), 302\u2013311 (2021)","journal-title":"IEEE Trans. Compon., Packag and Manufacturing Technology."},{"key":"2934_CR10","unstructured":"Heterogeneous integration roadmap, Accessed on: 22 Nov (2021). [Online]. Available: https:\/\/eps.ieee.org\/technology\/heterogeneousintegration-roadmap.html."},{"issue":"1","key":"2934_CR11","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/43.822622","volume":"19","author":"YI Ismail","year":"2000","unstructured":"Y.I. Ismail, E.G. Friedman, J.L. Neves, Equivalent elmore delay for RLC trees. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 19(1), 83\u201397 (2000). https:\/\/doi.org\/10.1109\/43.822622","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"2934_CR12","doi-asserted-by":"crossref","unstructured":"S. Jun, Optimization for interconnection design in deep submicron integrated circuit, IEEE international conference on consumer electronics and computer engineering. (pp. 196\u2013202). (2021, January).","DOI":"10.1109\/ICCECE51280.2021.9342081"},{"key":"2934_CR13","doi-asserted-by":"crossref","unstructured":"A. B. Kahng, K. Masuko and S. Muddu, Analytical delay models for VLSI interconnects under ramp input, Proceedings of international conference on computer aided design (pp. 30\u201336). IEEE (1996, November).","DOI":"10.1109\/ICCAD.1996.568907"},{"key":"2934_CR14","doi-asserted-by":"crossref","unstructured":"Afreen Khursheed, Kavita Khare, Optimized buffer insertion using PSO technique for efficient interconnect designs, AIP Conf. Proc. 1, (2023)","DOI":"10.1063\/5.0132309"},{"key":"2934_CR15","doi-asserted-by":"publisher","first-page":"14","DOI":"10.37394\/23204.2022.21.3","volume":"21","author":"M Kavicharan","year":"2022","unstructured":"M. Kavicharan, N.S. Murthy, N. Bheema Rao, an efficient delay estimation model for high speed VLSI interconnects. WSEAS Trans Commun 21, 14\u201318 (2022). https:\/\/doi.org\/10.37394\/23204.2022.21.3","journal-title":"WSEAS Trans Commun"},{"issue":"10","key":"2934_CR16","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/TVLSI.2023.3288732","volume":"31","author":"M Keran","year":"2023","unstructured":"M. Keran, A. Dounavis, An analytic RLC model for coupled interconnects which uses a numerical inverse laplace transform. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 31(10), 1497\u20131508 (2023). https:\/\/doi.org\/10.1109\/TVLSI.2023.3288732","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2934_CR17","volume-title":"Ulti-net optimization of VLSI interconnect","author":"M Konstantin","year":"2015","unstructured":"M. Konstantin, K. Avinoam, W. Shmuel, Ulti-net optimization of VLSI interconnect, 1st edn. (Springer-Verlag, New York, 2015)","edition":"1"},{"key":"2934_CR18","doi-asserted-by":"crossref","unstructured":"Rajib Kar, V. Maheshwari, A. Choudhary, A. Singh, A. K. Mal, A. K. Bhattacharjee, Inductive coupling aware explicit cross-talk and delay formula for on-chip VLSI RLCG interconnects using difference model approach, 2nd IEEE international conference on computing, communication and networking technologies (ICCCNT 2010) ( pp. 1\u20136). (2010, July).","DOI":"10.1109\/ICCCNT.2010.5591802"},{"key":"2934_CR19","doi-asserted-by":"crossref","unstructured":"V. Maheshwari, A. Baboo, R. Kar, D. Mandal, A. K. Bhattacharjee, Delay model for VLSI RLCG global interconnects line, Proc. IEEE Prime Asia (pp.1\u20134). (2012, December).","DOI":"10.1109\/PrimeAsia.2012.6458654"},{"key":"2934_CR20","doi-asserted-by":"crossref","unstructured":"V. Maheshwari, Portia Banerjee, Madhumanti Datta, Susmita Sahoo, Rajib Kar, Durbadal Mandal, Anup Kr. Bhattacharjee, Delay and transient response modelling of on-chip rlcg interconnect using two-port network functions, IEEE symposium on humanities, science and engineering research (SHUSER-2012) (pp. 153\u2013157). (2012, June).","DOI":"10.1109\/SHUSER.2012.6268838"},{"key":"2934_CR21","volume-title":"Control systems engineering","author":"NS Nise","year":"2011","unstructured":"N.S. Nise, Control systems engineering, 6th edn. (John Wiley & Sons, Hoboken, NJ, 2011)","edition":"6"},{"key":"2934_CR22","doi-asserted-by":"crossref","unstructured":"K. Park and H. Simka, Advanced interconnect challenges beyond 5nm and possible solutions, in Proc. IEEE Int. Interconnect Technol. Conf. (pp.1\u20133). IEEE (2021)","DOI":"10.1109\/IITC51362.2021.9537552"},{"issue":"5","key":"2934_CR23","doi-asserted-by":"publisher","first-page":"1033","DOI":"10.3390\/mi14051033","volume":"14","author":"Bo Sun","year":"2023","unstructured":"Bo. Sun, Xu. Zhaoxin, Crosstalk analysis of delay-insensitive code in high-speed package interconnects. Micromachines 14(5), 1033 (2023). https:\/\/doi.org\/10.3390\/mi14051033","journal-title":"Micromachines"},{"issue":"3","key":"2934_CR24","doi-asserted-by":"publisher","first-page":"031003","DOI":"10.1149\/2754-2734\/acfb21","volume":"2","author":"M Susaritha","year":"2023","unstructured":"M. Susaritha, A comparative study and analysis of various interconnects for very large-scale integration. ECS Adv. 2(3), 031003 (2023). https:\/\/doi.org\/10.1149\/2754-2734\/acfb21","journal-title":"ECS Adv."},{"issue":"10","key":"2934_CR25","doi-asserted-by":"publisher","first-page":"4168","DOI":"10.1109\/TCSI.2022.3183296","volume":"69","author":"F Zahedi","year":"2022","unstructured":"F. Zahedi, E. Mehrshahi, A. Jahanian, Accurate crosstalk noise modelling and analysis of non-identical lossy interconnections using convex optimization method. IEEE Trans. Circuits Syst. 69(10), 4168\u20134176 (2022)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"2934_CR26","unstructured":"The semiconductor roadmap for 2023 and beyond: the future of an evolving industry. (2023)."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02934-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02934-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02934-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T16:21:00Z","timestamp":1742314860000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02934-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,13]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,4]]}},"alternative-id":["2934"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02934-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2024,12,13]]},"assertion":[{"value":"5 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 November 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 November 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"We have no conflict of interest to declare.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}