{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T22:08:03Z","timestamp":1768687683119,"version":"3.49.0"},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T00:00:00Z","timestamp":1734566400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T00:00:00Z","timestamp":1734566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1007\/s00034-024-02935-4","type":"journal-article","created":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T17:52:00Z","timestamp":1734630720000},"page":"2242-2265","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Design of Hybrid CMOS-Memristor Combinational Circuits: Maximizing Efficiency with Low Power, Area, and Delay"],"prefix":"10.1007","volume":"44","author":[{"given":"Haroon S.","family":"Rasheed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6606-0119","authenticated-orcid":false,"given":"Rajeev Pankaj","family":"Nelapati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,19]]},"reference":[{"key":"2935_CR1","doi-asserted-by":"publisher","first-page":"065014","DOI":"10.1088\/1361-6641\/aa6a3a","volume":"32","author":"H Abbas","year":"2017","unstructured":"H. Abbas, Y. Abbas, S.N. Truong, K.-S. Min, M.R. Park, J. Cho et al., A memristor crossbar array of titanium oxide for non-volatile memory and neuromorphic applications. Semicond. Sci. Technol. 32, 065014 (2017). https:\/\/doi.org\/10.1088\/1361-6641\/aa6a3a","journal-title":"Semicond. Sci. Technol."},{"key":"2935_CR2","doi-asserted-by":"publisher","first-page":"9392","DOI":"10.1038\/s41598-023-33051-z","volume":"13","author":"C Aitchison","year":"2023","unstructured":"C. Aitchison, B. Halak, A. Serb, T. Prodromakis, A memristor fingerprinting and characterisation methodology for hardware security. Sci. Rep. 13, 9392 (2023). https:\/\/doi.org\/10.1038\/s41598-023-33051-z","journal-title":"Sci. Rep."},{"key":"2935_CR3","doi-asserted-by":"publisher","first-page":"1018","DOI":"10.3390\/electronics10091018","volume":"10","author":"KA Ali","year":"2021","unstructured":"K.A. Ali, M. Rizk, A. Baghdadi, J.-P. Diguet, J. Jomaah, Hybrid memristor\u2013CMOS implementation of combinational logic based on X-MRL. Electronics 10, 1018 (2021)","journal-title":"Electronics"},{"key":"2935_CR4","doi-asserted-by":"publisher","first-page":"1239","DOI":"10.1007\/s40031-022-00717-7","volume":"103","author":"A Banerjee","year":"2022","unstructured":"A. Banerjee, A. Ghosh, M. Das, S.K. Suman, A. Sain, Memristor-based multiplier and squarer of some numbers of the form 10 l \u00b1 m. J Inst Eng Ser B. 103, 1239\u20131247 (2022). https:\/\/doi.org\/10.1007\/s40031-022-00717-7","journal-title":"J Inst Eng Ser B."},{"key":"2935_CR5","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"L Chua","year":"1971","unstructured":"L. Chua, Memristor-the missing circuit element. IEEE Trans. Circuit. Theory. 18, 507\u201319 (1971)","journal-title":"IEEE Trans. Circuit. Theory."},{"key":"2935_CR6","doi-asserted-by":"publisher","first-page":"2822","DOI":"10.1007\/s00034-019-01300-0","volume":"39","author":"X Cui","year":"2020","unstructured":"X. Cui, X. Ma, Q. Lin, X. Li, H. Zhou, X. Cui, Design of high-speed logic circuits with four-step RRAM-based logic gates. Circuits Syst. Signal Process. 39, 2822\u20132840 (2020). https:\/\/doi.org\/10.1007\/s00034-019-01300-0","journal-title":"Circuits Syst. Signal Process."},{"key":"2935_CR7","unstructured":"J. K. Das, N. K. Rout, Implementation of 24T Memristor Based Adder. (2015). https:\/\/ijeedc.iraj.in\/paper_detail.php?paper_id=2273"},{"key":"2935_CR8","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1007\/s10825-023-02117-6","volume":"23","author":"SS Ghodke","year":"2024","unstructured":"S.S. Ghodke, S. Kumar, S. Yadav, N.S. Dhakad, S. Mukherjee, Combinational logic circuits based on a power- and area-efficient memristor with low variability. J. Comput. Electron. 23, 131\u2013141 (2024). https:\/\/doi.org\/10.1007\/s10825-023-02117-6","journal-title":"J. Comput. Electron."},{"key":"2935_CR9","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1360\/N112018-00247","volume":"50","author":"X Hu","year":"2020","unstructured":"X. Hu, H. Yang, S. Duan, L. Shang, Z. Dong, L. Wang, A memristor-CMOS-based general-logic circuit and its applications. Sci. Sin. Inform. 50, 289\u2013302 (2020)","journal-title":"Sci. Sin. Inform."},{"key":"#cr-split#-2935_CR10.1","doi-asserted-by":"crossref","unstructured":"N. Ibrahim, S. Salah, M. Safar, M. W. El-Kharashi, Digital Design using CMOS and Hybrid CMOS\/Memristor Gates: a Comparative Study. 2018 13th Int Conf Comput Eng Syst. IEEE","DOI":"10.1109\/ICCES.2018.8639192"},{"key":"#cr-split#-2935_CR10.2","unstructured":"(2018). p. 225-9. https:\/\/ieeexplore.ieee.org\/document\/8639192\/"},{"key":"2935_CR11","unstructured":"Intruments, Texas. CMOS Dual Complementary Pair Plus Inverter: CD4007UB Types. https:\/\/www.ti.com\/lit\/ds\/symlink\/cd4007ub.pdf?ts=1732538922040&ref_url=https%253A%252F%252Fwww.ti.com%252Fproduct%252FCD4007UB%253FkeyMatch%253DCD4007%2526tisearch%253Duniversal_search%2526usecase%253Dpartmatches"},{"key":"2935_CR12","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600090","author":"DS Jeong","year":"2016","unstructured":"D.S. Jeong, K.M. Kim, S. Kim, B.J. Choi, C.S. Hwang, Memristors for energy-efficient new computing paradigms. Adv. Electron Mater. (2016). https:\/\/doi.org\/10.1002\/aelm.201600090","journal-title":"Adv. Electron Mater."},{"key":"2935_CR13","doi-asserted-by":"publisher","first-page":"3706","DOI":"10.1007\/s00034-022-01976-x","volume":"41","author":"LK Kengne","year":"2022","unstructured":"L.K. Kengne, J. Ramadoss, J. Kengne, K. Rajagopal, Symmetry breaking-induced dynamics for a fourth-order memristor-based chaotic circuit. Circuits Syst. Signal Process. 41, 3706\u20133738 (2022). https:\/\/doi.org\/10.1007\/s00034-022-01976-x","journal-title":"Circuits Syst. Signal Process."},{"key":"2935_CR14","doi-asserted-by":"publisher","first-page":"403","DOI":"10.1007\/s42341-019-00135-5","volume":"20","author":"M Khalid","year":"2019","unstructured":"M. Khalid, S. Mukhtar, M.J. Siddique, S.F. Ahmed, Memristor based full adder circuit for better performance. Trans. Electr. Electron. Mater. 20, 403\u201310 (2019). https:\/\/doi.org\/10.1007\/s42341-019-00135-5","journal-title":"Trans. Electr. Electron. Mater."},{"key":"2935_CR15","first-page":"895","volume":"61","author":"S Kvatinsky","year":"2014","unstructured":"S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E.G. Friedman et al., MAGIC\u2014memristor-aided logic. IEEE Trans. Circuits Syst. II Express Briefs 61, 895\u20139 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2935_CR16","doi-asserted-by":"crossref","unstructured":"S. Kvatinsky, A. Kolodny, U. C. Weiser, E. G. Friedman, Memristor-based IMPLY logic design procedure. 2011 IEEE 29th Int Conf Comput Des. IEEE; 2011. p. 142\u20137. http:\/\/ieeexplore.ieee.org\/document\/6081389\/","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"2935_CR17","first-page":"786","volume":"62","author":"S Kvatinsky","year":"2015","unstructured":"S. Kvatinsky, M. Ramadan, E.G. Friedman, A. Kolodny, VTEAM: a general model for voltage-controlled memristors. IEEE Trans. Circuits Syst. II Express Briefs 62, 786\u201390 (2015)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"#cr-split#-2935_CR18.1","unstructured":"S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, Weiser UC, Friedman EG. MRL - Memristor Ratioed Logic. 2012 13th Int Work Cell Nanoscale Networks their Appl. IEEE"},{"key":"#cr-split#-2935_CR18.2","unstructured":"(2012). p. 1-6. http:\/\/ieeexplore.ieee.org\/document\/6331426\/"},{"key":"2935_CR19","doi-asserted-by":"publisher","first-page":"2385","DOI":"10.1038\/s41467-018-04484-2","volume":"9","author":"C Li","year":"2018","unstructured":"C. Li, D. Belkin, Y. Li, P. Yan, M. Hu, N. Ge et al., Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. Nat. Commun. 9, 2385 (2018). https:\/\/doi.org\/10.1038\/s41467-018-04484-2","journal-title":"Nat. Commun."},{"key":"2935_CR20","doi-asserted-by":"publisher","first-page":"5825","DOI":"10.1007\/s00034-021-01770-1","volume":"40","author":"G Liu","year":"2021","unstructured":"G. Liu, S. Shen, P. Jin, G. Wang, Y. Liang, Design of memristor-based combinational logic circuits. Circuits Syst. Signal Process. 40, 5825\u20135846 (2021). https:\/\/doi.org\/10.1007\/s00034-021-01770-1","journal-title":"Circuits Syst. Signal Process."},{"key":"2935_CR21","doi-asserted-by":"publisher","first-page":"787","DOI":"10.1007\/s40747-021-00282-4","volume":"8","author":"X Liu","year":"2022","unstructured":"X. Liu, Z. Zeng, Memristor crossbar architectures for implementing deep neural networks. Complex Intell. Syst. 8, 787\u2013802 (2022). https:\/\/doi.org\/10.1007\/s40747-021-00282-4","journal-title":"Complex Intell. Syst."},{"key":"2935_CR22","doi-asserted-by":"publisher","first-page":"1291","DOI":"10.1080\/00207217.2021.1966672","volume":"109","author":"MH Maruf","year":"2022","unstructured":"M.H. Maruf, M.S.I. Ashrafi, A.S.M. Shihavuddin, S.I. Ali, Design and comparative analysis of memristor-based transistor-less combinational logic circuits. Int. J. Electron. 109, 1291\u20131306 (2022). https:\/\/doi.org\/10.1080\/00207217.2021.1966672","journal-title":"Int. J. Electron."},{"key":"2935_CR23","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1109\/TED.2023.3278625","volume":"71","author":"M Nawaria","year":"2024","unstructured":"M. Nawaria, S. Kumar, M.K. Gautam, N.S. Dhakad, R. Singh, S. Singhal et al., Memristor-inspired digital logic circuits and comparison with 90-\/180-nm CMOS technologies. IEEE Trans. Electron. Dev. 71, 301\u20137 (2024)","journal-title":"IEEE Trans. Electron. Dev."},{"key":"#cr-split#-2935_CR24.1","doi-asserted-by":"crossref","unstructured":"H. A. Nguyen Du, J. Yu, L. Xie, M. Taouil, S. Hamdioui, D. Fey, Memristive devices for computing: beyond CMOS and beyond von Neumann. 2017 IFIP\/IEEE Int Conf Very Large Scale Integr. IEEE","DOI":"10.1109\/VLSI-SoC.2017.8203479"},{"key":"#cr-split#-2935_CR24.2","unstructured":"(2017). p. 1-10. http:\/\/ieeexplore.ieee.org\/document\/8203479\/"},{"key":"2935_CR25","doi-asserted-by":"publisher","first-page":"3812","DOI":"10.1007\/s00034-023-02322-5","volume":"42","author":"N Pratyusha","year":"2023","unstructured":"N. Pratyusha, S. Mandal, Design and implementation of a novel circuit-based memristive non-autonomous hyperchaotic system with conservative and offset boosting for applications to image encryption. Circuits Syst. Signal Process. 42, 3812\u20133834 (2023). https:\/\/doi.org\/10.1007\/s00034-023-02322-5","journal-title":"Circuits Syst. Signal Process."},{"issue":"3","key":"2935_CR26","doi-asserted-by":"publisher","first-page":"e0300073","DOI":"10.1371\/journal.pone.0300073","volume":"19","author":"RS Haroon","year":"2024","unstructured":"R.S. Haroon, R.P. Nelapati, Low-power and area-efficient memristor based non-volatile D latch and flip-flop: design and analysis. PLOS ONE 19(3), e0300073 (2024). https:\/\/doi.org\/10.1371\/journal.pone.0300073","journal-title":"PLOS ONE"},{"issue":"8","key":"2935_CR27","doi-asserted-by":"publisher","first-page":"4985","DOI":"10.1007\/s00034-023-02346-x","volume":"42","author":"NP Shikha","year":"2023","unstructured":"N.P. Shikha, K. Gupta, Memristor-based architectures for PFSCL circuit realizations. Circuits Syst. Signal Process. 42(8), 4985\u20135012 (2023). https:\/\/doi.org\/10.1007\/s00034-023-02346-x","journal-title":"Circuits Syst. Signal Process."},{"key":"2935_CR28","doi-asserted-by":"crossref","unstructured":"A. Singh, Memristor based XNOR for high speed area efficient 1-bit full adder. 2017 Int Conf Comput Commun Autom. IEEE; (2017). p. 1549\u201353. http:\/\/ieeexplore.ieee.org\/document\/8230048\/","DOI":"10.1109\/CCAA.2017.8230048"},{"key":"2935_CR29","unstructured":"T. Singh, Hybrid Memristor-CMOS (MeMOS) based logic gates and adder circuits. 2015; X: 1\u201310. http:\/\/arxiv.org\/abs\/1506.06735"},{"key":"2935_CR30","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1038\/nature06932","volume":"453","author":"DB Strukov","year":"2008","unstructured":"D.B. Strukov, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found. Nature 453, 80\u20133 (2008)","journal-title":"Nature"},{"key":"2935_CR31","doi-asserted-by":"publisher","first-page":"105674","DOI":"10.1016\/j.mejo.2022.105674","volume":"132","author":"B Su","year":"2023","unstructured":"B. Su, J. Cai, Y. Zhang, Y. Wang, S. Wang, K. Wen, A 1T2M memristor-based logic circuit and its applications. Microelectronics J. 132, 105674 (2023). https:\/\/doi.org\/10.1016\/j.mejo.2022.105674","journal-title":"Microelectronics J."},{"key":"2935_CR32","doi-asserted-by":"publisher","first-page":"925","DOI":"10.1109\/TVLSI.2021.3062293","volume":"29","author":"N TaheriNejad","year":"2021","unstructured":"N. TaheriNejad, SIXOR: single-cycle in-memristor XOR. IEEE Trans. Very Large Scale Integr. Syst. 29, 925\u201335 (2021)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2935_CR33","unstructured":"K. Talisveyberg, D. Fliter, S. Kvatinsky, M. Ramadan, Memristor Models https:\/\/asic2.group\/memristor-model\/"},{"issue":"3","key":"2935_CR34","doi-asserted-by":"publisher","first-page":"20230587","DOI":"10.1587\/elex.21.20230587","volume":"21","author":"Z Tao","year":"2024","unstructured":"Z. Tao, L. Wang, C. Sun, X. Wan, X. Liu, Z. Cai, X. Lian, Design of memristor-based combinational logic circuits. IEICE Electron. Express 21(3), 20230587\u201320230587 (2024). https:\/\/doi.org\/10.1587\/elex.21.20230587","journal-title":"IEICE Electron. Express"},{"key":"2935_CR35","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MCAS.2016.2583673","volume":"16","author":"I Vourkas","year":"2016","unstructured":"I. Vourkas, G.C. Sirakoulis, Emerging memristor-based logic circuit design approaches: a review. IEEE Circuits Syst. Mag. 16, 15\u201330 (2016)","journal-title":"IEEE Circuits Syst. Mag."},{"key":"2935_CR36","doi-asserted-by":"publisher","first-page":"623","DOI":"10.1007\/s00034-022-02136-x","volume":"42","author":"Q Wan","year":"2023","unstructured":"Q. Wan, F. Li, J. Liu, S. Chen, Z. Yan, A new memristive system with chaotic and periodic bursting and its fpga implementation. Circuits Syst. Signal Process. 42, 623\u2013637 (2023). https:\/\/doi.org\/10.1007\/s00034-022-02136-x","journal-title":"Circuits Syst. Signal Process."},{"key":"2935_CR37","doi-asserted-by":"publisher","first-page":"2973","DOI":"10.1140\/epjs\/s11734-022-00697-1","volume":"231","author":"H Wang","year":"2022","unstructured":"H. Wang, C.-L. Li, S. Banerjee, S.-B. He, Novel memristor and memristor-based applications. Eur. Phys. J. Spec. Top. 231, 2973\u20132977 (2022). https:\/\/doi.org\/10.1140\/epjs\/s11734-022-00697-1","journal-title":"Eur. Phys. J. Spec. Top."},{"key":"#cr-split#-2935_CR38.1","doi-asserted-by":"crossref","unstructured":"X. Wang, H. Deng, W. Feng, Y. Yang, K. Chen, Memristor-based XOR gate for full adder. 2016 35th Chinese Control Conf. IEEE","DOI":"10.1109\/ChiCC.2016.7554272"},{"key":"#cr-split#-2935_CR38.2","unstructured":"(2016). p. 5847-51. http:\/\/ieeexplore.ieee.org\/document\/7554272\/"},{"issue":"7","key":"2935_CR39","doi-asserted-by":"publisher","first-page":"3496","DOI":"10.1007\/s00034-019-01330-8","volume":"39","author":"Y Wang","year":"2020","unstructured":"Y. Wang, G. Wang, Y. Shen, H.H. Iu, A Memristor Neural Network Using Synaptic Plasticity and Its Associative Memory. Circuits Syst. Signal Process. 39(7), 3496\u2013511 (2020)","journal-title":"Circuits Syst. Signal Process."},{"key":"#cr-split#-2935_CR40.1","doi-asserted-by":"crossref","unstructured":"X. Xu, X. Cui, M. Luo, Q. Lin, Y Luo, Y. Zhou, Design of hybrid memristor-MOS XOR and XNOR logic gates. 2017 Int Conf Electron Devices Solid-State Circuits. IEEE","DOI":"10.1109\/EDSSC.2017.8126414"},{"key":"#cr-split#-2935_CR40.2","unstructured":"(2017). p. 1-2. http:\/\/ieeexplore.ieee.org\/document\/8126414\/"},{"key":"2935_CR41","doi-asserted-by":"publisher","first-page":"98","DOI":"10.15199\/48.2022.06.17","volume":"1","author":"S Yamtim","year":"2022","unstructured":"S. Yamtim, S. Tooprakai, Multi-input memristor rationed logic full adder circuit for efficient processing time. Przegl\u0105d Elektrotechniczny. 1, 98\u20136 (2022)","journal-title":"Przegl\u0105d Elektrotechniczny."},{"key":"2935_CR42","doi-asserted-by":"publisher","first-page":"1940","DOI":"10.1007\/s00034-022-02213-1","volume":"42","author":"N Yang","year":"2023","unstructured":"N. Yang, N. Liu, C. Wu, Non-homogeneous non-inductive chaotic circuit based on fractional-order activegeneralized memristor and its FPGA implementation. Circuits Syst. Signal Process. 42, 1940\u20131958 (2023). https:\/\/doi.org\/10.1007\/s00034-022-02213-1","journal-title":"Circuits Syst. Signal Process."},{"key":"2935_CR43","first-page":"2987","volume":"68","author":"L Yao","year":"2021","unstructured":"L. Yao, P. Liu, J. Wu, Y. Han, Y. Zhong, Z. You, Integrating two logics into one crossbar array for logic gate design. IEEE Trans. Circuits Syst. II Express Briefs. 68, 2987\u201391 (2021)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02935-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02935-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02935-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T16:20:37Z","timestamp":1742314837000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02935-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,19]]},"references-count":48,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,4]]}},"alternative-id":["2935"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02935-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12,19]]},"assertion":[{"value":"14 May 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 November 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 November 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Conflict of Interest is not applicable in this work.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"No participation of humans takes place in this implementation process.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"No violation of Human and Animal Rights is involved.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Human and Animal Rights"}}]}}