{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T04:16:15Z","timestamp":1742271375893,"version":"3.40.1"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T00:00:00Z","timestamp":1733961600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T00:00:00Z","timestamp":1733961600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1007\/s00034-024-02945-2","type":"journal-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T12:50:19Z","timestamp":1734007819000},"page":"1545-1558","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Multiply-by-Two Switched-Capacitor Amplifier with Reduced Sensitivity to Capacitive Mismatch"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8299-5181","authenticated-orcid":false,"given":"Bibhudutta","family":"Satapathy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sivaiah","family":"Naali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amandeep","family":"Kaur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,12]]},"reference":[{"key":"2945_CR1","doi-asserted-by":"publisher","first-page":"3684","DOI":"10.1007\/s00034-021-01652-6","volume":"40","author":"C Amamurthy","year":"2021","unstructured":"C. Amamurthy, C.D. Parikh, S. Sen, Deterministic digital calibration technique for 1.5 bits\/stage pipelined and algorithmic ADCs with finite op-amp gain and large capacitance mismatches. Circuits Syst. Signal Process. 40, 3684\u20133702 (2021). https:\/\/doi.org\/10.1007\/s00034-021-01652-6","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"2945_CR2","doi-asserted-by":"publisher","first-page":"1068","DOI":"10.1109\/TCSII.2020.3037812","volume":"68","author":"S Chatterjee","year":"2021","unstructured":"S. Chatterjee, S. Roy, A square wave-based digital foreground calibration algorithm of a pipeline ADC using approximate harmonic sampling. IEEE Trans. Circuits Syst. II Express Briefs 68(4), 1068\u20131072 (2021). https:\/\/doi.org\/10.1109\/TCSII.2020.3037812","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"11","key":"2945_CR3","doi-asserted-by":"publisher","first-page":"1584","DOI":"10.1109\/5.542410","volume":"84","author":"CC Enz","year":"1996","unstructured":"C.C. Enz, G.C. Temes, Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization. Proc. IEEE 84(11), 1584\u20131614 (1996). https:\/\/doi.org\/10.1109\/5.542410","journal-title":"Proc. IEEE"},{"key":"2945_CR4","doi-asserted-by":"publisher","unstructured":"J.-L. Fan, J.-T. Wu, A robust background calibration technique for switched-capacitor pipelined ADCs, in 2005 IEEE International Symposium on Circuits and Systems (ISCAS), Kobe, vol. 2 (2005), pp. 1374\u20131377. https:\/\/doi.org\/10.1109\/ISCAS.2005.1464852","DOI":"10.1109\/ISCAS.2005.1464852"},{"issue":"3","key":"2945_CR5","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1109\/82.826744","volume":"47","author":"I Galton","year":"2000","unstructured":"I. Galton, Digital cancellation of D\/A converter noise in pipelined A\/D converters. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 47(3), 185\u2013196 (2000). https:\/\/doi.org\/10.1109\/82.826744","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"issue":"1","key":"2945_CR6","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/TCSII.2006.884123","volume":"54","author":"J Goes","year":"2007","unstructured":"J. Goes, J.C. Pereira, N. Paulino, M.M. Silva, Switched-capacitor multiply-by-two amplifier insensitive to component mismatches. IEEE Trans. Circuits Syst. II Express Briefs 54(1), 29\u201333 (2007). https:\/\/doi.org\/10.1109\/TCSII.2006.884123","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"5","key":"2945_CR7","doi-asserted-by":"publisher","first-page":"1425","DOI":"10.1109\/JSSC.2019.2891650","volume":"54","author":"T-C Hung","year":"2019","unstructured":"T.-C. Hung, T.-H. Kuo, A 75.3-dB SNDR 24-MS\/s ring amplifier-based pipelined ADC using averaging correlated level shifting and reference swapping for reducing errors from finite opamp gain and capacitor mismatch. IEEE J. Solid-State Circuits 54(5), 1425\u20131435 (2019). https:\/\/doi.org\/10.1109\/JSSC.2019.2891650","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"2945_CR8","doi-asserted-by":"publisher","first-page":"730","DOI":"10.1109\/TCSI.2008.919749","volume":"55","author":"JAM Jarvinen","year":"2008","unstructured":"J.A.M. Jarvinen, M. Saukoski, K.A.I. Halonen, A 12-bit ratio-independent algorithmic A\/d converter for a capacitive sensor interface. IEEE Trans. Circuits Syst. I Regul. Pap. 55(3), 730\u2013740 (2008). https:\/\/doi.org\/10.1109\/TCSI.2008.919749","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2945_CR9","doi-asserted-by":"publisher","unstructured":"J. Jarvinen, M. Saukoski, K. Halonen, A 12-Bit 32 , spl mu, W ratio-independent algorithmic ADC, in Symposium on VLSI Circuits, 2006. Digest of Technical Papers. Honolulu, vol. 2006 (2006), pp. 47\u201348. https:\/\/doi.org\/10.1109\/VLSIC.2006.1705305","DOI":"10.1109\/VLSIC.2006.1705305"},{"issue":"7","key":"2945_CR10","doi-asserted-by":"publisher","first-page":"2322","DOI":"10.1109\/TCSII.2021.3062139","volume":"68","author":"J-Y Jeong","year":"2021","unstructured":"J.-Y. Jeong, J. Shim, S.-K. Hong, O.-K. Kwon, A high-speed and energy-efficient multi-bit cyclic ADC using single-slope quantizer for CMOS image sensors. IEEE Trans. Circuits Syst. II Express Briefs 68(7), 2322\u20132326 (2021). https:\/\/doi.org\/10.1109\/TCSII.2021.3062139","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2945_CR11","doi-asserted-by":"publisher","unstructured":"A. Kaur, D. Mishra, M. Sarkar, A 12-bit, 2.5-bit\/phase column-parallel cyclic ADC, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 1 (2019), pp. 248\u2013252. https:\/\/doi.org\/10.1109\/TVLSI.2018.2871341","DOI":"10.1109\/TVLSI.2018.2871341"},{"issue":"1","key":"2945_CR12","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TCSI.2004.83953","volume":"52","author":"JP Keane","year":"2005","unstructured":"J.P. Keane, P.J. Hurst, S.H. Lewis, Background interstage gain calibration technique for pipelined ADCs. IEEE Trans. Circuits Syst. I Regul. Pap. 52(1), 32\u201343 (2005). https:\/\/doi.org\/10.1109\/TCSI.2004.83953","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2945_CR13","doi-asserted-by":"publisher","unstructured":"P. Kimtee, D.M. Das, M.S. Baghini, A mismatch insensitive reconfigurable discrete time biosignal conditioning circuit in 180 nm MM CMOS technology, in 20th International Symposium on VLSI Design and Test (VDAT). Guwahati, vol. 2016 (2016). pp. 1\u20132. https:\/\/doi.org\/10.1109\/ISVDAT.2016.8064907","DOI":"10.1109\/ISVDAT.2016.8064907"},{"issue":"12","key":"2945_CR14","doi-asserted-by":"publisher","first-page":"1219","DOI":"10.1109\/TCSII.2008.2009963","volume":"55","author":"C-H Kuo","year":"2008","unstructured":"C.-H. Kuo, T.-H. Kuo, Capacitor-swapping Cyclic A\/D conversion techniques with reduced mismatch sensitivity. IEEE Trans. Circuits Syst. II Express Briefs 55(12), 1219\u20131223 (2008). https:\/\/doi.org\/10.1109\/TCSII.2008.2009963","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2945_CR15","doi-asserted-by":"publisher","first-page":"3675","DOI":"10.1007\/s00034-015-0224-0","volume":"35","author":"H Mafi","year":"2016","unstructured":"H. Mafi, M. Yavari, S.S. Behzadi, Digital background calibration of residue amplifier non-idealities in pipelined ADCs. Circuits Syst. Signal Process. 35, 3675\u20133699 (2016). https:\/\/doi.org\/10.1007\/s00034-015-0224-0","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"2945_CR16","doi-asserted-by":"publisher","first-page":"459","DOI":"10.1109\/TCSI.2016.2528081","volume":"63","author":"TA Monk","year":"2016","unstructured":"T.A. Monk, P.J. Hurst, S.H. Lewis, Iterative gain enhancement in an algorithmic ADC. IEEE Trans. Circuits Syst. I Regul. Pap. 63(4), 459\u2013469 (2016). https:\/\/doi.org\/10.1109\/TCSI.2016.2528081","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2945_CR17","doi-asserted-by":"publisher","unstructured":"B. Murmann, The race for the extra decibel: a brief review of current ADC performance trajectories, in IEEE Solid-State Circuits Magazine, vol. 7, no. 3 (Summer, 2015). pp. 58\u201366. https:\/\/doi.org\/10.1109\/MSSC.2015.2442393","DOI":"10.1109\/MSSC.2015.2442393"},{"key":"2945_CR18","doi-asserted-by":"publisher","unstructured":"P. Quinn, M. Pribytko, Capacitor matching insensitive 12-bit 3.3 MS\/s algorithmic ADC in 0.25\/spl mu\/m CMOS, in Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003, San Jose (2003). pp. 425\u2013428. https:\/\/doi.org\/10.1109\/CICC.2003.1249433","DOI":"10.1109\/CICC.2003.1249433"},{"issue":"4","key":"2945_CR19","doi-asserted-by":"publisher","first-page":"1125","DOI":"10.1109\/JSSC.2022.3142436","volume":"57","author":"M-W Seo","year":"2022","unstructured":"M.-W. Seo et al., 2.45 e-RMS low-random-noise, 598.5 mW low-power, and 1.2 kfps high-speed 2-Mp global shutter CMOS image sensor with pixel-level ADC and memory. IEEE J. Solid-State Circuits 57(4), 1125\u20131137 (2022). https:\/\/doi.org\/10.1109\/JSSC.2022.3142436","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"2945_CR20","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1109\/JSSC.1984.1052176","volume":"19","author":"BJ Sheu","year":"1984","unstructured":"B.J. Sheu, C. Hu, Switch-induced error voltage on a switched capacitor. IEEE J. Solid-State Circuits 19(4), 519\u2013525 (1984). https:\/\/doi.org\/10.1109\/JSSC.1984.1052176","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"2945_CR21","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/TCSII.2006.879097","volume":"53","author":"M Taherzadeh-Sani","year":"2006","unstructured":"M. Taherzadeh-Sani, A.A. Hamoui, Digital background calibration of capacitor-mismatch errors in pipelined ADCs. IEEE Trans. Circuits Syst. II Express Briefs 53(9), 966\u2013970 (2006). https:\/\/doi.org\/10.1109\/TCSII.2006.879097","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"12","key":"2945_CR22","doi-asserted-by":"publisher","first-page":"3271","DOI":"10.1109\/JSSC.2020.3015863","volume":"55","author":"J-C Wang","year":"2020","unstructured":"J.-C. Wang, T.-C. Hung, T.-H. Kuo, A calibration-free 14-b 0.7-mW 100-MS\/s pipelined-SAR ADC using a weighted-averaging correlated level shifting technique. IEEE J. Solid-State Circuits 55(12), 3271\u20133280 (2020). https:\/\/doi.org\/10.1109\/JSSC.2020.3015863","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"2945_CR23","doi-asserted-by":"publisher","first-page":"1091","DOI":"10.1109\/JSSC.1987.1052859","volume":"22","author":"G Wegmann","year":"1987","unstructured":"G. Wegmann, E.A. Vittoz, F. Rahali, Charge injection in analog MOS switches. IEEE J. Solid-State Circuits 22(6), 1091\u20131097 (1987). https:\/\/doi.org\/10.1109\/JSSC.1987.1052859","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2945_CR24","doi-asserted-by":"publisher","unstructured":"W. Yu, B. Leung, Distortion and noise performance of bottom-plate sampling mixers, in 1998 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, vol. 4 (1998). pp. 401\u2013404. https:\/\/doi.org\/10.1109\/ISCAS.1998.698883","DOI":"10.1109\/ISCAS.1998.698883"},{"key":"2945_CR25","doi-asserted-by":"publisher","unstructured":"H. Zare-Hoseini, O. Shoaei, I. Kale, A new structure for capacitor-mismatch-insensitive multiply-by-two amplification, in 2005 6th International Conference on ASIC, Shanghai (2005). pp. 499\u2013503. https:\/\/doi.org\/10.1109\/ICASIC.2005.1611360","DOI":"10.1109\/ICASIC.2005.1611360"},{"key":"2945_CR26","doi-asserted-by":"publisher","unstructured":"C. Zhao, L. Xu, F. Li, Z. Wang, An efficient calibration technique for pipeline ADC, in IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Columbus, 2013 (2013). pp. 669\u2013672. https:\/\/doi.org\/10.1109\/MWSCAS.2013.6674737","DOI":"10.1109\/MWSCAS.2013.6674737"},{"key":"2945_CR27","doi-asserted-by":"publisher","unstructured":"J. Zhong, Y. Zhu, C.H. Chan, S.W. Sin, U. Seng-Pan, R.P. Martins, A 12b 180MS\/s 0.068mm2 with full-calibration-integrated pipelined-SAR ADC, in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 7 (2017). pp. 1684\u20131695. https:\/\/doi.org\/10.1109\/TCSI.2017.2679748","DOI":"10.1109\/TCSI.2017.2679748"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02945-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02945-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02945-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T19:27:29Z","timestamp":1742239649000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02945-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,12]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2025,3]]}},"alternative-id":["2945"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02945-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2024,12,12]]},"assertion":[{"value":"15 April 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 November 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 December 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"They have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}