{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T12:39:01Z","timestamp":1777639141409,"version":"3.51.4"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1007\/s00034-024-02949-y","type":"journal-article","created":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T20:38:03Z","timestamp":1734122283000},"page":"2830-2854","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["High Performance MAC Unit Design with Grouping and Decomposition Multiplier and 18\u00a0T Gate Diffusion Input-Transmission Gate Adder"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7742-9209","authenticated-orcid":false,"given":"S.","family":"Umadevi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Punith","family":"Penumaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. Koushik","family":"Ram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3356-6601","authenticated-orcid":false,"given":"T. Kalavathi","family":"Devi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,13]]},"reference":[{"key":"2949_CR1","doi-asserted-by":"crossref","unstructured":"K. Annarose, D. Chandra, A.R. Sankar, S. Umadevi, Delay Estimation of MOSFET-and FINFET-based Hybrid Adders. in\u00a02022 International Conference on Innovative Trends in Information Technology (ICITIIT), pp. 1\u20135 (2022)","DOI":"10.1109\/ICITIIT54346.2022.9744179"},{"key":"2949_CR2","doi-asserted-by":"crossref","unstructured":"T.F. Chang, T.C Kan, S.H. Yang, S.J. Ruan,Enhanced redundant via insertion with multi-via mechanisms. in\u00a02011 IEEE Computer Society Annual Symposium on VLSI\u00a0, pp. 218\u2013223 (2011)","DOI":"10.1109\/ISVLSI.2011.50"},{"issue":"1","key":"2949_CR3","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"YH Chen","year":"2016","unstructured":"Y.H. Chen, T. Krishna, J.S. Emer, V. Sze, Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J. Solid-State Circuits 52(1), 127\u2013138 (2016)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2949_CR4","doi-asserted-by":"publisher","first-page":"48337","DOI":"10.1109\/ACCESS.2020.2978773","volume":"8","author":"PJ Edavoor","year":"2020","unstructured":"P.J. Edavoor, S. Raveendran, A.D. Rahulkar, Approximate multiplier design using novel dual-stage 4: 2 compressors. IEEE Access. 8, 48337\u201348351 (2020)","journal-title":"IEEE Access."},{"key":"2949_CR5","doi-asserted-by":"crossref","unstructured":"T. Fujimaki, K. Higashi, N. Nakamura, N. Matsunaga, K. Yoshida, N. Miyawaki, F. Matsuoka, Mechanism of moisture uptake induced via failure and its impact on 45nm node interconnect design. in\u00a0IEEE International Electron Devices Meeting, IEDM Technical Digest, pp. 183\u2013186 (2005)","DOI":"10.1109\/IEDM.2005.1609301"},{"issue":"1","key":"2949_CR6","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1016\/j.vlsi.2013.05.001","volume":"47","author":"V Foroutan","year":"2014","unstructured":"V. Foroutan, M. Taheri, K. Navi, A.A. Mazreah, Design of two low-power full adder cells using GDI structure and hybrid CMOS logic style. Integration 47(1), 48\u201361 (2014)","journal-title":"Integration"},{"issue":"2","key":"2949_CR7","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1109\/LCA.2017.2656880","volume":"16","author":"J Garland","year":"2017","unstructured":"J. Garland, D. Gregg, Low complexity multiply accumulate unit for weight-sharing convolutional neural networks. IEEE Comput. Archit. Lett. 16(2), 132\u2013135 (2017)","journal-title":"IEEE Comput. Archit. Lett."},{"issue":"8","key":"2949_CR8","first-page":"1464","volume":"67","author":"M Hasan","year":"2019","unstructured":"M. Hasan, M.J. Hossein, M. Hossain, H.U. Zaman, S. Islam, Design of a scalable low-power 1-bit hybrid full adder for fast computation. IEEE Trans. Circuits Syst. II: Express Briefs 67(8), 1464\u20131468 (2019)","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"1","key":"2949_CR9","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/LCA.2017.2700298","volume":"17","author":"DI Jeon","year":"2017","unstructured":"D.I. Jeon, K.B. Park, K.S. Chung, HMC-MAC: Processing-in memory architecture for multiply-accumulate operations with hybrid memory cube. IEEE Comput. Archit. Lett. 17(1), 5\u20138 (2017)","journal-title":"IEEE Comput. Archit. Lett."},{"key":"2949_CR10","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1016\/j.micpro.2018.03.003","volume":"59","author":"N Kandasamy","year":"2018","unstructured":"N. Kandasamy, F. Ahmad, S. Reddy, N. Telagam, S. Utlapalli, Performance evolution of 4-b bit MAC unit using hybrid GDI and transmission gate based adder and multiplier circuits in 180 and 90\u00a0nm technology. Microprocess. Microsyst. 59, 15\u201328 (2018)","journal-title":"Microprocess. Microsyst."},{"key":"2949_CR11","doi-asserted-by":"publisher","DOI":"10.17485\/ijst\/2016\/v9i8\/83614","author":"PI Khan","year":"2016","unstructured":"P.I. Khan, R.S. Mishra, Comparative analysis of different algorithm for design of high-speed multiplier accumulator unit (MAC). Indian J. Sci. Technol. (2016). https:\/\/doi.org\/10.17485\/ijst\/2016\/v9i8\/83614","journal-title":"Indian J. Sci. Technol."},{"key":"2949_CR12","doi-asserted-by":"publisher","first-page":"71262","DOI":"10.1109\/ACCESS.2021.3079425","volume":"9","author":"JS Kim","year":"2021","unstructured":"J.S. Kim, J.W. Lee, 10T SRAM computing-in-memory macros for binary and multibit MAC operation of DNN edge processors. IEEE Access. 9, 71262\u201371276 (2021)","journal-title":"IEEE Access."},{"key":"2949_CR13","doi-asserted-by":"publisher","first-page":"100317","DOI":"10.1016\/j.prime.2023.100317","volume":"6","author":"A Laxman","year":"2023","unstructured":"A. Laxman, N.S.S. Reddy, B.R. Naik, Design and implementation of hybrid logic based MAC unit using 45 nm technology. e-Prime-Adv. Electr. Eng. Electron. Energy 6, 100317 (2023)","journal-title":"e-Prime-Adv. Electr. Eng. Electron. Energy"},{"issue":"2","key":"2949_CR14","first-page":"171","volume":"29","author":"KY Lee","year":"2010","unstructured":"K.Y. Lee, S.T. Lin, T.C. Wang, Enhanced double via insertion using wire bending. IEEE Trans. Comput.-Aided Des. Int. Circuits Syst. 29(2), 171\u2013184 (2010)","journal-title":"IEEE Trans. Comput.-Aided Des. Int. Circuits Syst."},{"issue":"5","key":"2949_CR15","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1109\/TCAD.2018.2824280","volume":"38","author":"S Lee","year":"2018","unstructured":"S. Lee, D. Kim, D. Nguyen, J. Lee, Double MAC on a DSP: Boosting the performance of convolutional neural networks on FPGAs. IEEE Trans. Comput. -Aided Des. Integrat. Circuits Syst. 38(5), 888\u2013897 (2018)","journal-title":"IEEE Trans. Comput. -Aided Des. Integrat. Circuits Syst."},{"key":"2949_CR16","doi-asserted-by":"crossref","unstructured":"F. Luo, Y. Jia, W.W.M. Dai, Yield-preferred via insertion based on novel geotopological technology. in\u00a0Proceedings of the 2006 Asia and South Pacific Design Automation Conference, pp. 730\u2013735(2006)","DOI":"10.1145\/1118299.1118469"},{"key":"2949_CR17","doi-asserted-by":"publisher","first-page":"147129","DOI":"10.1109\/ACCESS.2019.2946513","volume":"7","author":"M Masadeh","year":"2019","unstructured":"M. Masadeh, O. Hasan, S. Tahar, Input-conscious approximate multiply-accumulate (MAC) unit for energy-efficiency. IEEE Access 7, 147129\u2013147142 (2019)","journal-title":"IEEE Access"},{"key":"2949_CR18","doi-asserted-by":"crossref","unstructured":"K.A.K. Maurya, Y.R. Lakshmanna, K.B. Sindhuri, N.U. Kumar, Design and implementation of 32-bit adders using various full adders. in\u00a02017 Innovations in Power and Advanced Computing Technologies (i-PACT),\u00a0pp. 1\u20136 (2017)","DOI":"10.1109\/IPACT.2017.8245176"},{"issue":"1","key":"2949_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/JSTQE.2019.2941485","volume":"26","author":"MA Nahmias","year":"2019","unstructured":"M.A. Nahmias, T.F. De Lima, A.N. Tait, H.T. Peng, B.J. Shastri, P.R. Prucnal, Photonic multiply-accumulate operations for neural networks. IEEE J. Select. Topics Quantum Electron. 26(1), 1\u201318 (2019)","journal-title":"IEEE J. Select. Topics Quantum Electron."},{"issue":"5","key":"2949_CR20","doi-asserted-by":"publisher","first-page":"1138","DOI":"10.1109\/TVLSI.2018.2889833","volume":"27","author":"T Nikoubin","year":"2019","unstructured":"T. Nikoubin, Hybrid logical effort for hybrid logic style full adders in multistage structures. IEEE Trans. Very Large Scale Integrat. Syst. 27(5), 1138\u20131147 (2019)","journal-title":"IEEE Trans. Very Large Scale Integrat. Syst."},{"issue":"24","key":"2949_CR21","doi-asserted-by":"publisher","first-page":"4202","DOI":"10.3390\/electronics11244202","volume":"11","author":"KK Padmanabhan","year":"2022","unstructured":"K.K. Padmanabhan, S. Umadevi, A.S. Ponraj, High-speed grouping and decomposition multiplier for binary multiplication. Electronics 11(24), 4202 (2022)","journal-title":"Electronics"},{"issue":"7","key":"2949_CR22","first-page":"2950","volume":"68","author":"G Park","year":"2021","unstructured":"G. Park, J. Kung, Y. Lee, Design and analysis of approximate compressors for balanced error accumulation in MAC operator. IEEE Trans. Circuits Syst. I: Regular Papers 68(7), 2950\u20132961 (2021)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Papers"},{"key":"2949_CR23","unstructured":"PCB Post-Layout Simulation While You Design from https:\/\/resources.pcb.cadence.com\/blog\/2021-pcb-post-layout-simulation-while-you-design, (2021)"},{"key":"2949_CR24","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1007\/s40010-017-0464-4","volume":"89","author":"E Prabhu","year":"2019","unstructured":"E. Prabhu, H. Mangalam, P.R. Gokul, A delay efficient Vedic multiplier. Proc. Natl. Acad. Sci., India, Sect. A 89, 257\u2013268 (2019)","journal-title":"Proc. Natl. Acad. Sci., India, Sect. A"},{"key":"2949_CR25","first-page":"1145","volume":"8","author":"S Pramanik","year":"2019","unstructured":"S. Pramanik, S. Umadevi, V. Seerengasamy, Layout optimization using Euler\u2019s path and minimum distance rule. Int. J. Innovat. Technol. Explor. Eng. 8, 1145\u20131150 (2019)","journal-title":"Int. J. Innovat. Technol. Explor. Eng."},{"issue":"11","key":"2949_CR26","doi-asserted-by":"publisher","first-page":"5500","DOI":"10.1007\/s00034-021-01730-9","volume":"40","author":"A Rafiq","year":"2021","unstructured":"A. Rafiq, S.M. Chaudhry, Design of an improved low-power and high-speed booth multiplier. Circuits, Syst. Signal Process. 40(11), 5500\u20135532 (2021)","journal-title":"Circuits, Syst. Signal Process."},{"key":"2949_CR27","doi-asserted-by":"crossref","unstructured":"K. Rajkanan,Yield analysis methodology for low defectivity wafer fabs. in\u00a0Records of the IEEE International Workshop on Memory Technology, Design and Testing.\u00a0pp. 65\u201369(2000)","DOI":"10.1109\/MTDT.2000.868617"},{"issue":"11","key":"2949_CR28","first-page":"4200","volume":"66","author":"F Sabetzadeh","year":"2019","unstructured":"F. Sabetzadeh, M.H. Moaiyeri, M. Ahmadinejad, A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I: Regular Papers 66(11), 4200\u20134208 (2019)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Papers"},{"issue":"4","key":"2949_CR29","first-page":"529","volume":"11","author":"RK Senapati","year":"2018","unstructured":"R.K. Senapati, J. Ravindra, Low-power near-explicit 5: 2 compressor for superior performance multipliers. Int. J. Eng. 11(4), 529\u2013545 (2018)","journal-title":"Int. J. Eng."},{"key":"2949_CR30","doi-asserted-by":"crossref","unstructured":"R. Sarma, S. Dhariwal, S. Jain, Design and Analysis of a novel 8X8 bit signed\/unsigned synchronous MAC architecture using clock gating scheme for fixed-point arithmetic. in\u00a02018 International Conference on Intelligent Circuits and Systems (ICICS).pp. 423\u2013429(2018)","DOI":"10.1109\/ICICS.2018.00092"},{"issue":"4","key":"2949_CR31","first-page":"620","volume":"30","author":"S Shanthala","year":"2009","unstructured":"S. Shanthala, S.Y. Kulkarni, VLSI design and implementation of low power MAC unit with block enabling technique. Eur. J. Sci. Res. 30(4), 620\u2013630 (2009)","journal-title":"Eur. J. Sci. Res."},{"issue":"9","key":"2949_CR32","doi-asserted-by":"publisher","first-page":"4407","DOI":"10.1007\/s00034-021-01671-3","volume":"40","author":"V Solanki","year":"2021","unstructured":"V. Solanki, A.D. Darji, H. Singapuri, Design of low-power wallace tree multiplier architecture using modular approach. Circuits, Syst. Signal Process. 40(9), 4407\u20134427 (2021)","journal-title":"Circuits, Syst. Signal Process."},{"key":"2949_CR33","doi-asserted-by":"crossref","unstructured":"V.Sze, Y.H. Chen,T.J. Yang,J.S. Emer, Efficient processing of deep neural networks: A tutorial and survey.\u00a0in Proceedings of the IEEE.105 (12), pp.2295\u20132329(2017)","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"2949_CR34","doi-asserted-by":"publisher","first-page":"13669","DOI":"10.1007\/s10586-018-2067-5","volume":"22","author":"S Umadevi","year":"2019","unstructured":"S. Umadevi, T. Vigneswaran, Reliability improved, high performance FIR filter design using new computation sharing multiplier: suitable for signal processing applications. Cluster Comput. 22, 13669\u201313681 (2019)","journal-title":"Cluster Comput."},{"key":"2949_CR35","doi-asserted-by":"publisher","first-page":"108407","DOI":"10.1016\/j.compeleceng.2022.108407","volume":"104","author":"AK Uppugunduru","year":"2022","unstructured":"A.K. Uppugunduru, S.V. Bharadwaj, S.E. Ahmed, Compressor based hybrid approximate multiplier architectures with efficient error correction logic. Comput. Electr. Eng. 104, 108407 (2022)","journal-title":"Comput. Electr. Eng."},{"key":"2949_CR36","unstructured":"J.G. Xi, Improving yield in rtl-to-gdsii flows.\u00a0EE Times.7 (11) (2005)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02949-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02949-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02949-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T16:21:13Z","timestamp":1742314873000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02949-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,13]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,4]]}},"alternative-id":["2949"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02949-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12,13]]},"assertion":[{"value":"15 April 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 December 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 December 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors confirm that they have no conflict of interests, either financial or nonfinancial.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}