{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T14:47:41Z","timestamp":1775918861451,"version":"3.50.1"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T00:00:00Z","timestamp":1734912000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T00:00:00Z","timestamp":1734912000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100009029","name":"Adaptable and Seamless Technology Transfer Program through Target-Driven R and D","doi-asserted-by":"publisher","award":["JPMJTR201C"],"award-info":[{"award-number":["JPMJTR201C"]}],"id":[{"id":"10.13039\/501100009029","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP21H03406"],"award-info":[{"award-number":["JP21H03406"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,5]]},"abstract":"<jats:title>Abstract<\/jats:title>\n          <jats:p>This paper proposes an 8-bit synthesizable SAR ADC with inverter-cell-based capacitive digital-to-analog converters (CDACs). An inverter-cell-based capacitor is proposed by connecting the supply and ground ports of the inverter cells together but leaving them floated to suppress the voltage dependence to be suitable for employment in an ADC with moderate resolution. Furthermore, an inverter-cell-based analog switch is proposed to be employed in S\/H and CDAC to achieve a fully standard-cell-based design without any custom-designed cells. The prototype is fabricated in a 65\u00a0nm standard CMOS process occupying 0.19\u00a0mm<jats:sup>2<\/jats:sup>. With a Nyquist input, the SFDR and SNDR reach 53.6\u00a0dB and 46.2\u00a0dB at 2.92\u00a0MS\/s respectively without calibration. The power consumption is 425\u00a0<jats:inline-formula>\n              <jats:alternatives>\n                <jats:tex-math>$${\\mu }$$<\/jats:tex-math>\n                <mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\">\n                  <mml:mi>\u03bc<\/mml:mi>\n                <\/mml:math>\n              <\/jats:alternatives>\n            <\/jats:inline-formula>W from a 1.2\u00a0V supply, which leads to the Walden FoM of 0.86\u00a0pJ\/conv.-step.<\/jats:p>","DOI":"10.1007\/s00034-024-02963-0","type":"journal-article","created":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T16:29:19Z","timestamp":1734971359000},"page":"2956-2978","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["An All-Standard-Cell-Based Synthesizable SAR ADC with Inverter-Cell-Based Capacitive DAC"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0922-9755","authenticated-orcid":false,"given":"Shuowei","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zunsong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,23]]},"reference":[{"key":"2963_CR1","doi-asserted-by":"publisher","first-page":"70890","DOI":"10.1109\/ACCESS.2020.2986949","volume":"8","author":"O Aiello","year":"2020","unstructured":"O. Aiello, P. Crovetti, M. Alioto, Fully synthesizable low-area analogue-to-digital converters with minimal design effort based on the dyadic digital pulse modulation. IEEE Access 8, 70890\u201370899 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.2986949","journal-title":"IEEE Access"},{"issue":"1","key":"2963_CR2","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1109\/JSSC.2018.2871039","volume":"54","author":"MA Akram","year":"2019","unstructured":"M.A. Akram, W. Hong, I.-C. Hwang, Capacitorless self-clocked all-digital low-dropout regulator. IEEE J. Solid-State Circuits 54(1), 266\u2013276 (2019). https:\/\/doi.org\/10.1109\/JSSC.2018.2871039","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2963_CR3","doi-asserted-by":"publisher","unstructured":"K. Choo, H. Kim, W. Kim, J. Kim, T. Kim, H. Ko, A 0.02\u00a0mm$${^2}$$ fully synthesizable period-jitter sensor using stochastic TDC without reference clock and calibration in 10nm CMOS technology. IEEE International Solid-State Circuits Conference - (ISSCC). San Francisco, CA, USA 2018, 120\u2013122 (2018). https:\/\/doi.org\/10.1109\/ISSCC.2018.8310213","DOI":"10.1109\/ISSCC.2018.8310213"},{"key":"2963_CR4","doi-asserted-by":"publisher","unstructured":"C.-C. Chung, D. Sheng, C.-H. Chen, An all-digital phase-locked loop compiler with liberty timing files. Technical Papers of International Symposium on VLSI Design. Automation and Test, Hsinchu, Taiwan 2014, 1\u20134 (2014). https:\/\/doi.org\/10.1109\/VLSI-DAT.2014.6834903","DOI":"10.1109\/VLSI-DAT.2014.6834903"},{"key":"2963_CR5","doi-asserted-by":"publisher","unstructured":"W. Deng et al., 14.1 A 0.048\u00a0mm$${^2}$$ 3mW synthesizable fractional-N PLL with a soft injection-locking technique. In: IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers. San Francisco, CA, USA 2015, 1\u20133 (2015). https:\/\/doi.org\/10.1109\/ISSCC.2015.7063021","DOI":"10.1109\/ISSCC.2015.7063021"},{"issue":"12","key":"2963_CR6","doi-asserted-by":"publisher","first-page":"2853","DOI":"10.1109\/TVLSI.2018.2865404","volume":"26","author":"M Ding","year":"2018","unstructured":"M. Ding et al., A hybrid design automation tool for SAR ADCs in IoT. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(12), 2853\u20132862 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2865404","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"2963_CR7","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/TCSII.2015.2415231","volume":"62","author":"A Fahmy","year":"2015","unstructured":"A. Fahmy, J. Liu, T. Kim, N. Maghari, An all-digital scalable and reconfigurable wide-input range stochastic ADC using only standard cells. IEEE Trans. Circuits Syst. II Express Briefs 62(8), 731\u2013735 (2015). https:\/\/doi.org\/10.1109\/TCSII.2015.2415231","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"4","key":"2963_CR8","doi-asserted-by":"publisher","first-page":"1157","DOI":"10.1109\/TCSI.2018.2797987","volume":"65","author":"T Iizuka","year":"2018","unstructured":"T. Iizuka, T. Ito, A.A. Abidi, Comprehensive analysis of distortion in the passive FET sample-and-hold circuit. IEEE Trans. Circuits Syst. I Regul. Pap. 65(4), 1157\u20131173 (2018). https:\/\/doi.org\/10.1109\/TCSI.2018.2797987","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2963_CR9","doi-asserted-by":"publisher","unstructured":"R. Khalirbaginov, A Fully Synthesizable All-Digital Phase-Locked Loop with Parametrized and Portable Architecture. In: IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus), St. Petersburg, Moscow, Russia 2021, 1987\u20131990 (2021). https:\/\/doi.org\/10.1109\/ElConRus51938.2021.9396574","DOI":"10.1109\/ElConRus51938.2021.9396574"},{"issue":"6","key":"2963_CR10","doi-asserted-by":"publisher","DOI":"10.35848\/1347-4065\/ac6406","volume":"61","author":"S Li","year":"2022","unstructured":"S. Li, N. Ojima, Z. Xu, T. Iizuka, Analysis and simulation of MOSFET-based gate-voltage-independent capacitor. Jpn. J. Appl. Phys. 61(6), 064501 (2022). https:\/\/doi.org\/10.35848\/1347-4065\/ac6406","journal-title":"Jpn. J. Appl. Phys."},{"issue":"11","key":"2963_CR11","doi-asserted-by":"publisher","first-page":"4041","DOI":"10.1109\/TCSI.2020.3009454","volume":"67","author":"X Ma","year":"2020","unstructured":"X. Ma, Y. Lu, Q. Li, W.-H. Ki, R.P. Martins, An NMOS digital LDO with NAND-based analog-assisted loop in 28-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 67(11), 4041\u20134052 (2020). https:\/\/doi.org\/10.1109\/TCSI.2020.3009454","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2963_CR12","doi-asserted-by":"publisher","unstructured":"D. Martev, S. Hampel, U. Schlichtmann, Fully synthesized time-to-digital converter for cellular transceivers. In: 2016 Second International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP), Krakow, Poland, 2016, pp. 1\u20135, https:\/\/doi.org\/10.1109\/EBCCSP.2016.7605279.","DOI":"10.1109\/EBCCSP.2016.7605279."},{"issue":"6","key":"2963_CR13","doi-asserted-by":"publisher","first-page":"1769","DOI":"10.1109\/JSSC.2022.3213778","volume":"58","author":"J Oh","year":"2023","unstructured":"J. Oh, Y.-H. Hwang, J.-E. Park, M. Seok, D.-K. Jeong, An output-capacitor-free synthesizable digital LDO using CMP-triggered oscillator and droop detector. IEEE J. Solid-State Circuits 58(6), 1769\u20131781 (2023). https:\/\/doi.org\/10.1109\/JSSC.2022.3213778","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2963_CR14","doi-asserted-by":"publisher","unstructured":"N. Ojima, T. Nakura, T. Iizuka, K. Asada, A synthesizable digital low-dropout regulator based on voltage-to-time conversion. In: 2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Verona, Italy, 2018, pp. 55\u201358 https:\/\/doi.org\/10.1109\/VLSI-SoC.2018.8644879.","DOI":"10.1109\/VLSI-SoC.2018.8644879."},{"key":"2963_CR15","doi-asserted-by":"publisher","unstructured":"N. Ojima, Z. Xu, T. Iizuka, A 0.0053-mm\u00a0$${^2}$$ 6-bit fully-standard-cell-based synthesizable SAR ADC in 65 nm CMOS. In: 17th IEEE International New Circuits and Systems Conference (NEWCAS). Munich, Germany 2019, 1\u20134 (2019). https:\/\/doi.org\/10.1109\/NEWCAS44328.2019.8961218","DOI":"10.1109\/NEWCAS44328.2019.8961218"},{"key":"2963_CR16","doi-asserted-by":"publisher","first-page":"63686","DOI":"10.1109\/ACCESS.2019.2915365","volume":"7","author":"J-E Park","year":"2019","unstructured":"J.-E. Park, Y.-H. Hwang, D.-K. Jeong, A 0.5-V fully synthesizable SAR ADC for on-chip distributed waveform monitors. IEEE Access 7, 63686\u201363697 (2019). https:\/\/doi.org\/10.1109\/ACCESS.2019.2915365","journal-title":"IEEE Access"},{"issue":"7","key":"2963_CR17","doi-asserted-by":"publisher","first-page":"1511","DOI":"10.1109\/TCSI.2011.2158490","volume":"58","author":"Y Park","year":"2011","unstructured":"Y. Park, D.D. Wentzloff, A cyclic vernier TDC for ADPLLS synthesized from a standard cell library. IEEE Trans. Circuits Syst. I Regul. Pap. 58(7), 1511\u20131517 (2011). https:\/\/doi.org\/10.1109\/TCSI.2011.2158490","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"12","key":"2963_CR18","doi-asserted-by":"publisher","first-page":"1904","DOI":"10.1109\/TCSII.2018.2822811","volume":"65","author":"M-J Seo","year":"2018","unstructured":"M.-J. Seo, Y.-J. Roh, D.-J. Chang, W. Kim, Y.-D. Kim, S.-T. Ryu, A Reusable Code-Based SAR ADC Design With CDAC Compiler and Synthesizable Analog Building Blocks. IEEE Trans. Circuits Syst. II Express Briefs 65(12), 1904\u20131908 (2018). https:\/\/doi.org\/10.1109\/TCSII.2018.2822811","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2963_CR19","doi-asserted-by":"publisher","unstructured":"B. Shen, S. P. Khatri, and T. Zourntos, Implementation of MOSFET-based capacitors for digital applications. In: Proc. 16th ACM Great Lakes Symp. VLSI (GLSVLSI \u201906), pp. 180\u2013186. ACM, New York, NY, USA (2006). https:\/\/doi.org\/10.1145\/1127908.1127952","DOI":"10.1145\/1127908.1127952"},{"key":"2963_CR20","doi-asserted-by":"publisher","unstructured":"Y. -H. Tsai and S. -I. Liu, A 0.0067-mm\u00a0$${^2}$$ 12-bit 20-MS\/s SAR ADC using digital place-and-route tools in 40-nm CMOS. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 7, pp. 905\u2013914 (2022) https:\/\/doi.org\/10.1109\/TVLSI.2022.3170325.","DOI":"10.1109\/TVLSI.2022.3170325."},{"key":"2963_CR21","unstructured":"S. Weaver, B. Hershberg, U.-K. Moon, Digitally synthesized stochastic flash ADC using only standard digital cells. Symposium on VLSI Circuits - Digest of Technical Papers. Kyoto, Japan 2011, 266\u2013267 (2011)"},{"issue":"1","key":"2963_CR22","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/TCSI.2013.2268571","volume":"61","author":"S Weaver","year":"2014","unstructured":"S. Weaver, B. Hershberg, U.-K. Moon, Digitally synthesized stochastic flash ADC using only standard digital cells. IEEE Trans. Circuits Syst. I Regul. Pap. 61(1), 84\u201391 (2014). https:\/\/doi.org\/10.1109\/TCSI.2013.2268571","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"12","key":"2963_CR23","doi-asserted-by":"publisher","first-page":"2153","DOI":"10.1109\/TVLSI.2021.3122027","volume":"29","author":"Z Xu","year":"2021","unstructured":"Z. Xu, N. Ojima, S. Li, T. Iizuka, An all-standard-cell-based synthesizable SAR ADC with nonlinearity-compensated RDAC. IEEE Trans. Very Large Scale Integr. VLSI Syst. 29(12), 2153\u20132162 (2021). https:\/\/doi.org\/10.1109\/TVLSI.2021.3122027","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02963-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02963-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02963-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,19]],"date-time":"2025-04-19T02:49:29Z","timestamp":1745030969000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02963-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,23]]},"references-count":23,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2025,5]]}},"alternative-id":["2963"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02963-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12,23]]},"assertion":[{"value":"29 May 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 December 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 December 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}