{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T15:37:16Z","timestamp":1781019436052,"version":"3.54.1"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T00:00:00Z","timestamp":1735603200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T00:00:00Z","timestamp":1735603200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"MeitY, GoI"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1007\/s00034-024-02965-y","type":"journal-article","created":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T15:53:45Z","timestamp":1735660425000},"page":"3347-3369","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Low Cost and High Throughput VLSI Architectures of Folded and Parallel Sorters"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1898-1690","authenticated-orcid":false,"given":"M.","family":"Mohamed Asan Basiri","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,12,31]]},"reference":[{"key":"2965_CR1","doi-asserted-by":"publisher","unstructured":"M. Abdelrasoul, A.S. Shaban, H. Abdel-Kader: FPGA based hardware accelerator for sorting data. in IEEE International Japan-Africa Conference on Electronics, Communications, and Computations, (2021) pp. 57-60. https:\/\/doi.org\/10.1109\/JAC-ECC54461.2021.9691432","DOI":"10.1109\/JAC-ECC54461.2021.9691432"},{"key":"2965_CR2","doi-asserted-by":"publisher","unstructured":"M. Abdelrasoul, A.S. Shaban, H. Abdel-Kader: Index and sort algorithm based on FPGA for sorting data. IEEE International Japan-Africa Conference on Electronics, Communications, and Computations (JAC-ECC), (2021) pp. 61-64. https:\/\/doi.org\/10.1109\/JAC-ECC54461.2021.9691445","DOI":"10.1109\/JAC-ECC54461.2021.9691445"},{"key":"2965_CR3","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2023.100442","volume":"36","author":"SS Ahmadpour","year":"2023","unstructured":"S.S. Ahmadpour, N.J. Navimipour, M. Mosleh, A.N. Bahar, S. Yalcin, A nano-scale n-bit ripple carry adder using an optimized xor gate and quantum-dots technology with diminished cells and power dissipation. Nano Commun. Netw. 36, 100442 (2023). https:\/\/doi.org\/10.1016\/j.nancom.2023.100442","journal-title":"Nano Commun. Netw."},{"key":"2965_CR4","doi-asserted-by":"publisher","unstructured":"S.S. Ahmadpour, N.J. Navimipour, S. Yalcin, D. Bakhshayeshi Avval, N.U. Ain, A nano-scale design of a multiply-accumulate unit for digital signal processing based on quantum computing. Opt. Quant. Electron. 56(1), 19 (2024). https:\/\/doi.org\/10.1007\/s11082-024-07467-4","DOI":"10.1007\/s11082-024-07467-4"},{"key":"2965_CR5","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2024.109263","volume":"117","author":"SS Ahmadpour","year":"2024","unstructured":"S.S. Ahmadpour, M. Noorallahzadeh, H.M.R. Al-Khafaji, M. Darbandi, N.J. Navimipour, B. Javadi, N. Ain, M. Hosseinzadeh, S. Yalcin, A new energy-efficient design for quantum-based multiplier for nano-scale devices in internet of things. Comput. Electr. Eng. Elsevier 117, 109263 (2024). https:\/\/doi.org\/10.1016\/j.compeleceng.2024.109263","journal-title":"Comput. Electr. Eng. Elsevier"},{"key":"2965_CR6","doi-asserted-by":"publisher","unstructured":"J. Angermeier, E. Sibirko, R. Wanka, J. Teich, bitonic sorting on dynamically reconfigurable architectures. in IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum, (2011) pp. 314\u2013317. https:\/\/doi.org\/10.1109\/IPDPS.2011.164","DOI":"10.1109\/IPDPS.2011.164"},{"key":"2965_CR7","doi-asserted-by":"publisher","unstructured":"R. Auoubi, S. Istambouli, A.W. Abbas, G. Akkad, hardware architecture for a shift-based parallel odd-even transposition sorting network. IEEE International Conference on Advances in Computational Tools for Engineering Applications (ACTEA), (2019) pp. 1\u20136 https:\/\/doi.org\/10.1109\/ACTEA.2019.8851099","DOI":"10.1109\/ACTEA.2019.8851099"},{"key":"2965_CR8","doi-asserted-by":"publisher","unstructured":"G. Bilardi, F.P. Preparata, A minimum area VLSI network for O(logn) Time sorting. in Sixteenth Annual ACM Symposium on Theory of Computing, (1984) pp. 64-70. https:\/\/doi.org\/10.1145\/800057.808666","DOI":"10.1145\/800057.808666"},{"key":"2965_CR9","doi-asserted-by":"publisher","unstructured":"M.A. Brishty, M.R. Talukder, F.S. Shan, S.A. Mim, M.U. Haque, Z.T. Sworna, Efficient design of a reversible sorting circuit. in International Conference on Innovation in Engineering and Technology (ICIET), (2019) pp. 1\u20136. https:\/\/doi.org\/10.1109\/ICIET48527.2019.9290572","DOI":"10.1109\/ICIET48527.2019.9290572"},{"key":"2965_CR10","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1016\/j.vlsi.2011.07.003","volume":"45","author":"E Casseau","year":"2012","unstructured":"E. Casseau, B. Le Gal, Design of multi-mode application-specific cores based on high-level synthesis. Integr. VLSI J. 45, 9\u201321 (2012). https:\/\/doi.org\/10.1016\/j.vlsi.2011.07.003","journal-title":"Integr. VLSI J."},{"key":"2965_CR11","doi-asserted-by":"publisher","unstructured":"R.D. Chamberlain, N. Ganesan, Sorting on architecturally diverse computer systems. in Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications, (2009) pp. 39\u201346. https:\/\/doi.org\/10.1145\/1646461.1646466","DOI":"10.1145\/1646461.1646466"},{"key":"2965_CR12","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1002\/9780470822500","volume-title":"OFDM Baseband Receiver Design for Wireless Communications (John Wiley and Sons (Asia) Pte Ltd","author":"TD Chiueh","year":"2007","unstructured":"T.D. Chiueh, P.Y. Tsai, OFDM Baseband Receiver Design for Wireless Communications (John Wiley and Sons (Asia) Pte Ltd (Singapore, Clementi Loop, 2007), pp.195\u2013232"},{"key":"2965_CR13","doi-asserted-by":"publisher","unstructured":"A. Colavita, E. Mumolo, G. Capello, A novel sorting algorithm and its application to a gamma-ray telescope asynchronous data acquisition system. Nucl. Instrum. Methods Phys. Res. Sect. A 394(3), 374\u2013380 (1997). https:\/\/doi.org\/10.1016\/S0168-9002(97)00567-6","DOI":"10.1016\/S0168-9002(97)00567-6"},{"key":"2965_CR14","first-page":"3","volume-title":"Introduction to Algorithms","author":"TH Cormen","year":"2022","unstructured":"T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stein, Introduction to Algorithms (The MIT Press, Cambridge, 2022), pp.3\u2013236"},{"key":"2965_CR15","doi-asserted-by":"publisher","first-page":"69072","DOI":"10.1109\/ACCESS.2020.2986134","volume":"8","author":"S Das","year":"2020","unstructured":"S. Das, A.K. Sunaniya, R. Maity, N.P. Maity, Parallel hardware implementation of efficient embedding bit rate control based contrast mapping algorithm for reversible invisible watermarking. IEEE Access 8, 69072\u201369095 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.2986134","journal-title":"IEEE Access"},{"issue":"7","key":"2965_CR16","doi-asserted-by":"publisher","first-page":"2359","DOI":"10.1016\/j.patcog.2010.01.014","volume":"43","author":"S De Patrick","year":"2010","unstructured":"S. De Patrick, Optimized high speed pixel sorting and its application in watershed based image segmentation. Pattern Recognit. 43(7), 2359\u20132366 (2010). https:\/\/doi.org\/10.1016\/j.patcog.2010.01.014","journal-title":"Pattern Recognit."},{"key":"2965_CR17","doi-asserted-by":"publisher","unstructured":"G. Dimitrakopoulos, C. Mavrokefalidis, K. Galanopoulos, D. Niolos, Sorter based permutation units for media enhanced processors. IEEE Trans. V. Larg. Scale Integr. Syst. 15(6), 711\u2013715 (2007). https:\/\/doi.org\/10.1109\/TVLSI.2007.898750","DOI":"10.1109\/TVLSI.2007.898750"},{"issue":"7","key":"2965_CR18","doi-asserted-by":"publisher","first-page":"1389","DOI":"10.1109\/TC.2012.108","volume":"62","author":"AF Farahani","year":"2013","unstructured":"A.F. Farahani, H.J. Duwe, M.J. Schulte, K. Compton, Modular design of high-throughput, low-latency sorting units. IEEE Trans. Comput. 62(7), 1389\u20131402 (2013). https:\/\/doi.org\/10.1109\/TC.2012.108","journal-title":"IEEE Trans. Comput."},{"key":"2965_CR19","doi-asserted-by":"publisher","unstructured":"P.K. Ganjimal, S. Mula, High performance VLSI architecture for the modified SORT-N algorithm. in IEEE International Symposium on Circuits and Systems (ISCAS), (2022) pp. 2112-2116. https:\/\/doi.org\/10.1109\/ISCAS48785.2022.9937921","DOI":"10.1109\/ISCAS48785.2022.9937921"},{"issue":"8","key":"2965_CR20","doi-asserted-by":"publisher","first-page":"1210","DOI":"10.1109\/4.604077","volume":"32","author":"R Gonzalez","year":"1997","unstructured":"R. Gonzalez, B.M. Gordon, M.A. Horowitz, Supply and threshold voltage scaling for low power CMOS. IEEE J. Sol. State Circ. 32(8), 1210\u20131216 (1997). https:\/\/doi.org\/10.1109\/4.604077","journal-title":"IEEE J. Sol. State Circ."},{"key":"2965_CR21","doi-asserted-by":"publisher","unstructured":"N.J. Gupta, M.M.A. Basiri, Efficient FPGA implementations of convolutional neural network. in 7th IEEE Conference on Information and Communication Technology, (2023) pp. 1-5. https:\/\/doi.org\/10.1109\/CICT59886.2023.10455384","DOI":"10.1109\/CICT59886.2023.10455384"},{"issue":"1","key":"2965_CR22","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/216585.216587","volume":"23","author":"TC Hsu","year":"1995","unstructured":"T.C. Hsu, S.D. Wang, A simple architecture for constant time sorting machines. ACM SIGARCH Comput. Archit. News 23(1), 13\u201319 (1995). https:\/\/doi.org\/10.1145\/216585.216587","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"2965_CR23","doi-asserted-by":"publisher","DOI":"10.1016\/j.mseb.2024.117249","volume":"302","author":"S Kassa","year":"2024","unstructured":"S. Kassa, S.S. Ahmadpour, V. Lamba, N.K. Misra, N.J. Navimipour, K. Kotecha, A cost-and energy-efficient SRAM design based on a New 5 ip majority gate in QCA nanotechnology. Mater. Sci. Eng. B 302, 117249 (2024). https:\/\/doi.org\/10.1016\/j.mseb.2024.117249","journal-title":"Mater. Sci. Eng. B"},{"key":"2965_CR24","doi-asserted-by":"publisher","unstructured":"Y. Liu, Y. Chen, S. Sun, A radar signal sorting algorithm based on PRI. in IEEE International Symposium on Communications and Information Technologies (ISCIT), (2019) pp. 144\u2013149. https:\/\/doi.org\/10.1109\/ISCIT.2019.8905239","DOI":"10.1109\/ISCIT.2019.8905239"},{"key":"2965_CR25","doi-asserted-by":"publisher","unstructured":"M. Mohamed Asan Basiri, Sk. Noor Mahammad, High speed multiplexer design using tree based decomposition algorithm. Microelectron. J. Elsevier 51, 99\u2013111 (2016). https:\/\/doi.org\/10.1016\/j.mejo.2016.02.009","DOI":"10.1016\/j.mejo.2016.02.009"},{"key":"2965_CR26","doi-asserted-by":"publisher","unstructured":"M. Mohamed Asan Basiri, Sk. Noor Mahammad, Multi-mode parallel and folded VLSI architectures for 1D-fast fourier transform. Integr. VLSI J. Elsevier 55, 43\u201356 (2016). https:\/\/doi.org\/10.1016\/j.vlsi.2016.02.007","DOI":"10.1016\/j.vlsi.2016.02.007"},{"key":"2965_CR27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s00778-011-0232-z","volume":"12","author":"R Mueller","year":"2012","unstructured":"R. Mueller, J. Teubner, G. Alonso, Sorting networks on FPGAs. IEEE Trans. Circuits Syst. V. Technol. 12, 1\u201323 (2012). https:\/\/doi.org\/10.1007\/s00778-011-0232-z","journal-title":"IEEE Trans. Circuits Syst. V. Technol."},{"key":"2965_CR28","unstructured":"N.J. Navimipour, S.S. Ahmadpour, B.K. Bhoi, M.C. Pradhan, R. Senapati, L.K. Abhilashi, P. Singh, R. Singh, P.K. Singh, B.K. Sarkar, Music recommendation system by facial emotion using deep learning. U.S. Patent Application 18\/157, 419 (2023). https:\/\/patents.google.com\/patent\/US20230153350A1\/en"},{"issue":"1","key":"2965_CR29","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1007\/s11227-023-05491-x","volume":"80","author":"NJ Navimipour","year":"2024","unstructured":"N.J. Navimipour, S.S. Ahmadpour, S. Yalcin, A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots. J. Supercomput. 80(1), 395\u2013412 (2024). https:\/\/doi.org\/10.1007\/s11227-023-05491-x","journal-title":"J. Supercomput."},{"key":"2965_CR30","doi-asserted-by":"publisher","DOI":"10.1016\/j.mseb.2023.117161","volume":"301","author":"K Negahdar","year":"2024","unstructured":"K. Negahdar, M. Mosleh, S.S. Ahmadpour, N.J. Navimipour, A. Shahrbanoonezhad, Toward implementing robust quantum logic circuits using effectual fault-tolerant majority voter gate. Mater. Sci. Eng. B 301, 117161 (2024). https:\/\/doi.org\/10.1016\/j.mseb.2023.117161","journal-title":"Mater. Sci. Eng. B"},{"issue":"5","key":"2965_CR31","doi-asserted-by":"publisher","first-page":"3633","DOI":"10.1109\/TNS.2013.2250307","volume":"60","author":"L Njejimana","year":"2013","unstructured":"L. Njejimana, M.A. Tetrault, L. Arpin, A. Burghgraeve, P. Maille, J.C. Lavoie, Design of a real-time FPGA-based data acquisition architecture for the LabPET II: an APD-based scanner dedicated to small animal PET imaging. IEEE Trans. Nucl. Sci. 60(5), 3633\u20133638 (2013). https:\/\/doi.org\/10.1109\/TNS.2013.2250307","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"2965_CR32","doi-asserted-by":"publisher","unstructured":"A. Odeh, E. Abdelfattah, Quantum sort algorithm based on entanglement qubits 00, 11. in IEEE Long Island Systems, Applications and Technology Conference (LISAT), (2016) pp. 1\u20135. https:\/\/doi.org\/10.1109\/LISAT.2016.7494107","DOI":"10.1109\/LISAT.2016.7494107"},{"key":"2965_CR33","doi-asserted-by":"publisher","unstructured":"H.W. Oh, J. Park, and S.E. Lee, DL-Sort: a hybrid approach to scalable hardware-accelerated fully-streaming sorting. IEEE Trans. Circ. Syst. II Expr. Br. 71(5), 2549\u20132553 (2024). https:\/\/doi.org\/10.1109\/TCSII.2024.3377255","DOI":"10.1109\/TCSII.2024.3377255"},{"key":"2965_CR34","doi-asserted-by":"publisher","DOI":"10.1016\/j.jafr.2021.100118","volume":"4","author":"PU Patil","year":"2021","unstructured":"P.U. Patil, S.B. Lande, V.J. Nagalkar, S.B. Nikam, G.C. Wakchaure, Grading and sorting technique of dragon fruits using machine learning algorithms. J. Agric. Food Res. 4, 100118 (2021). https:\/\/doi.org\/10.1016\/j.jafr.2021.100118","journal-title":"J. Agric. Food Res."},{"key":"2965_CR35","doi-asserted-by":"publisher","unstructured":"S.S. Roy, C. Mukherjee, S. Panda, A.K. Mukhopadhyay, B. Maji, Layered T comparator design using quantum-dot cellular automata. in IEEE Devices for Integrated Circuit (DevIC), (2017) pp. 90\u201394. https:\/\/doi.org\/10.1109\/DEVIC.2017.8073913","DOI":"10.1109\/DEVIC.2017.8073913"},{"key":"2965_CR36","doi-asserted-by":"publisher","unstructured":"B. Shirazi, Y.D. Song, A parallel exchange sort algorithm. in Annual International Phoenix Conference on Computers and Communications, (1989) pp. 366\u2013370. https:\/\/doi.org\/10.1109\/PCCC.1989.37416","DOI":"10.1109\/PCCC.1989.37416"},{"key":"2965_CR37","doi-asserted-by":"publisher","unstructured":"Y. Takagi, Yajima, The parallel enumeration sorting scheme for VLSI. IEEE Trans. Comput. c\u201331(12), 1192\u20131201 (1982). https:\/\/doi.org\/10.1109\/TC.1982.1675943","DOI":"10.1109\/TC.1982.1675943"},{"key":"2965_CR38","doi-asserted-by":"publisher","unstructured":"R. Vidya, W. Putra: VLSI design of parallel sorter based on modified PCM algorithm and batcher\u2019s odd-even mergesort. in International Conference on ICT for Smart Society, (2013) pp. 1\u20135. https:\/\/doi.org\/10.1109\/ICTSS.2013.6588108","DOI":"10.1109\/ICTSS.2013.6588108"},{"issue":"68","key":"2965_CR39","doi-asserted-by":"publisher","first-page":"2665","DOI":"10.1109\/TCSII.2021.3058245","volume":"II","author":"D Yan","year":"2021","unstructured":"D. Yan, W.X. Wang, L. Zuo, X.W. Zhang, A novel scheme for real-time max\/min-set-selection sorters on FPGA. IEEE Trans. Circ. Syst. II(68), 2665\u20132669 (2021). https:\/\/doi.org\/10.1109\/TCSII.2021.3058245","journal-title":"IEEE Trans. Circ. Syst."},{"key":"2965_CR40","doi-asserted-by":"publisher","unstructured":"Y. Zhang, S.J. Zheng, A simple and efficient VLSI sorting architecture. in 37th Midwest Symposium on Circuits and Systems, (1994) pp. 70\u201373. https:\/\/doi.org\/10.1109\/MWSCAS.1994.519193","DOI":"10.1109\/MWSCAS.1994.519193"},{"key":"2965_CR41","doi-asserted-by":"publisher","unstructured":"S.Q. Zheng, S. Olariu, M.C. Pinotti: A systolic architecture of sorting an arbitrary number of elements. in 3rd International Conference on Algorithms and Architectures for Parallel Processing, (1997) pp. 113\u2013126. https:\/\/doi.org\/10.1109\/ICAPP.1997.651484","DOI":"10.1109\/ICAPP.1997.651484"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02965-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-024-02965-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-024-02965-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,19]],"date-time":"2025-04-19T02:50:32Z","timestamp":1745031032000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-024-02965-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,31]]},"references-count":41,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2025,5]]}},"alternative-id":["2965"],"URL":"https:\/\/doi.org\/10.1007\/s00034-024-02965-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12,31]]},"assertion":[{"value":"8 August 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 December 2024","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 December 2024","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 December 2024","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The author declares no confict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"All data generated or analyzed during this study are included in this article.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Data availability"}}]}}