{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T23:42:31Z","timestamp":1768779751672,"version":"3.49.0"},"reference-count":67,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T00:00:00Z","timestamp":1739232000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T00:00:00Z","timestamp":1739232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1007\/s00034-025-03030-y","type":"journal-article","created":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T19:40:56Z","timestamp":1739302856000},"page":"3728-3745","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Design and Optimization of a Symmetrical Phase-Frequency Detector (SPFD) Through Statistical Techniques"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7707-3692","authenticated-orcid":false,"given":"Jyoti","family":"Sharma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Archana","family":"Singhal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarun","family":"Varma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dharmendar","family":"Boolchandani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,2,11]]},"reference":[{"key":"3030_CR1","doi-asserted-by":"crossref","first-page":"1502","DOI":"10.3390\/electronics9091502","volume":"9","author":"W Abbas","year":"2020","unstructured":"W. Abbas, Z. Mehmood, M. Seo, A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS. Electronics 9, 1502 (2020)","journal-title":"Electronics"},{"key":"3030_CR2","doi-asserted-by":"crossref","unstructured":"Z. Abbas, M. Yakupov, N. Olivieri, A. Ripp, G. Strobe, Yield optimization for low power current controlled current conveyor. in 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1-6 (2012)","DOI":"10.1109\/SBCCI.2012.6344426"},{"key":"3030_CR3","first-page":"1","volume":"3","author":"R Ahmad","year":"2023","unstructured":"R. Ahmad, G.K. Sharma, D. Boolchandani, A. Yadav, A Novel Wide Tuning Range Differential Ring Oscillator Application in Dynamically Stable and 1.17 $$\\mu $$s Lock Time CP-PLL Frequency Synthesizer. Circ. Syst. Signal Process. 3, 1\u201328 (2023)","journal-title":"Circ. Syst. Signal Process."},{"issue":"2","key":"3030_CR4","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/MCAS.2024.3383809","volume":"24","author":"Z Ali","year":"2024","unstructured":"Z. Ali, P. Paliwal, M. Ahmad, H. Heidari, S. Gupta, Fast settling phase-locked loops: a comprehensive survey of applications and techniques. IEEE Circuits Syst. Magazine 24(2), 62\u201379 (2024)","journal-title":"IEEE Circuits Syst. Magazine"},{"key":"3030_CR5","doi-asserted-by":"crossref","first-page":"104719","DOI":"10.1016\/j.mejo.2020.104719","volume":"97","author":"A Abolhasani","year":"2020","unstructured":"A. Abolhasani, M. Mousazadeh, A. Khoei, A high-speed, power efficient, dead-zone-less phase frequency detector with differential structure. Microelectron. J. 97, 104719 (2020)","journal-title":"Microelectron. J."},{"key":"3030_CR6","doi-asserted-by":"crossref","unstructured":"M.A. Ansari, S.H. Saeed, D. Balodi, Charge pump-phase frequency detector based phase-locked loop for modern wireless communication- a review. In: Proceedings of Trends in Electronics and Health Informatics (M. S. Kaiser, A. Bandyopadhyay, K. Ray, R. Singh, and V. Nagar, eds.), (Singapore), pp. 491-497, Springer Nature Singapore (2022)","DOI":"10.1007\/978-981-16-8826-3_42"},{"key":"3030_CR7","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1007\/s10470-018-1118-4","volume":"95","author":"T Azadmousavi","year":"2018","unstructured":"T. Azadmousavi, M. Azadbakht, E.N. Aghdam, J. Frounchi, A novel zero dead zone PFD and efficient CP for PLL aplications. Analog Int. Circuits Signal Process. 95, 83\u201391 (2018)","journal-title":"Analog Int. Circuits Signal Process."},{"key":"3030_CR8","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1016\/j.procs.2015.07.390","volume":"57","author":"S Batchu","year":"2015","unstructured":"S. Batchu, J.P. Talari, R. Nirlakalla, Analysis of low power and high speed phase frequency detectors for phase locked loop design. Procedia Comput. Sci. 57, 1081\u20131087 (2015)","journal-title":"Procedia Comput. Sci."},{"key":"3030_CR9","doi-asserted-by":"crossref","unstructured":"D. Aneesh Bharadwaj, V.S. Parashar, T.N. Dhanush, B.S. Premananda, Design and implementation of phase frequency detectors for low power pll. in Recent Trends in Electronics and Communication (A. Dhawan, V. S. Tripathi, K. V. Arya, and K. Naik, eds.), (Singapore), pp. 381-391, Springer Singapore (2022)","DOI":"10.1007\/978-981-16-2761-3_36"},{"key":"3030_CR10","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1016\/j.simpat.2019.04.010","volume":"95","author":"Z Berber","year":"2019","unstructured":"Z. Berber, S. Kameche, E. Benkhelifa, High tolerance of charge pump leakage current in integer-N pll frequency synthesizer for 5G networks. Simulat. Model. Pract. Theor. 95, 134\u2013147 (2019)","journal-title":"Simulat. Model. Pract. Theor."},{"issue":"1","key":"3030_CR11","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/s10470-017-1083-3","volume":"94","author":"Q Cai","year":"2018","unstructured":"Q. Cai, Z. Yang, M. Zhang, X. Jia, X. Fan, A fast-settling charge-pump PLL with constant loop bandwidth. Analog Integr. Circuits Signal Process 94(1), 19\u201326 (2018)","journal-title":"Analog Integr. Circuits Signal Process"},{"key":"3030_CR12","doi-asserted-by":"publisher","unstructured":"A. Dhiman, T. Sharma, B. Kaur, Design and performance analysis of phase frequency detector for high speed application. 2018 2nd International Conference on Inventive Systems and Control (ICISC), Coimbatore, India, pp. 161-168 (2018) https:\/\/doi.org\/10.1109\/ICISC.2018.8399057","DOI":"10.1109\/ICISC.2018.8399057"},{"key":"3030_CR13","first-page":"155098","volume":"176","author":"M Divya","year":"2024","unstructured":"M. Divya, K. Sundaram, A novel replica technique based dead zone free phase frequency detector and a self-cascode current-splitting charge pump for a low-spur low power phase-locked loop architecture. AEU-Int. J. Electron. C. 176, 155098 (2024)","journal-title":"AEU-Int. J. Electron. C."},{"key":"3030_CR14","doi-asserted-by":"crossref","unstructured":"Debojyoti Dutta, Tumukunta, Sai, N R, Sivaraaj, Majeed, Abdul, Exploring the Landscape of Phase-Locked Loop Architectures: A Comprehensive Review. IEEE Access 1\u20131 (2024)","DOI":"10.1109\/ACCESS.2024.3446393"},{"issue":"7","key":"3030_CR15","doi-asserted-by":"crossref","first-page":"1056","DOI":"10.1049\/iet-cds.2019.0135","volume":"13","author":"A Fathi","year":"2019","unstructured":"A. Fathi, M. Mousazadeh, A. Khoei, High-speed, low power, and dead zone improved phase frequency detector. IET Circuits Devices Syst. 13(7), 1056\u20131062 (2019)","journal-title":"IET Circuits Devices Syst."},{"key":"3030_CR16","doi-asserted-by":"crossref","first-page":"2239","DOI":"10.1007\/s11277-022-09654-6","volume":"125","author":"K Gavaskar","year":"2022","unstructured":"K. Gavaskar, R. Dhivya, R. Dimple Dayana, Low Power CMOS Design of Phase Locked Loop for Fastest Frequency Acquisition at Various Nanometer Technologies. Wireless Pers. Commun. 125, 2239\u20132251 (2022)","journal-title":"Wireless Pers. Commun."},{"key":"3030_CR17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2016\/8202581","volume":"2016","author":"N Ghaderi","year":"2016","unstructured":"N. Ghaderi, H.E. Jazi, M.M. Mirabadi, A low noise, low power phaselocked loop, using optimization methods. J. Electr. Comput. Eng. 2016, 1\u20139 (2016)","journal-title":"J. Electr. Comput. Eng."},{"key":"3030_CR18","doi-asserted-by":"crossref","first-page":"2880","DOI":"10.1007\/s00034-019-01312-w","volume":"39","author":"ST Ghasemi","year":"2020","unstructured":"S.T. Ghasemi, A. Baradaranrezaeii, A novel high speed, low power, and symmetrical phase frequency detector with zero blind zone and $$\\pi $$ phase difference detection ability. Circuits Syst Signal Process 39, 2880\u20132899 (2020)","journal-title":"Circuits Syst Signal Process"},{"key":"3030_CR19","first-page":"393","volume":"11","author":"H Haroon","year":"2017","unstructured":"H. Haroon, H.A. Razak, S.S. Khalid, N. Nadia, A. Aziz, On the effectiveness of taguchi method in optimizing the performance of parallel cascaded mrr array (PCMRRA). Optoelectron. Adv. Mater. Rapid Commun. 11, 393\u2013397 (2017)","journal-title":"Optoelectron. Adv. Mater. Rapid Commun."},{"key":"3030_CR20","doi-asserted-by":"crossref","first-page":"1240009","DOI":"10.1142\/S0218126612400099","volume":"21","author":"SW Hsiao","year":"2012","unstructured":"S.W. Hsiao, M.C. Leung, A programmable 1-V CMOS 65 nm frequency synthesizer design in 60 GHz wireless transceiver. J. Circuits, Syst. Comput. 21, 1240009 (2012)","journal-title":"J. Circuits, Syst. Comput."},{"key":"3030_CR21","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/TCSI.2014.2359719","volume":"62","author":"CW Hsu","year":"2015","unstructured":"C.W. Hsu, K. Tripurari, S.A. Yu, P.R. Kinget, A sub-sampling assisted phase- frequency detector for low-noise PLLs with robust operation under supply interference. IEEE Trans. Circuits Syst. I Regul. Pap. 62, 90\u201399 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3030_CR22","doi-asserted-by":"crossref","unstructured":"J.F. Huang, J.L. Yang, A 2.4-GHz fractional-N PLL frequency synthesizer with a low power full-modulus-range programmable frequency divider. in: M. Pathan, G. Wei, G. Fortino (Eds.), Internet and Distributed Computing Systems, Springer Berlin Heidelberg, pp. 183-194 Berlin, Heidelberg (2013)","DOI":"10.1007\/978-3-642-41428-2_15"},{"key":"3030_CR23","doi-asserted-by":"crossref","first-page":"3329","DOI":"10.1109\/JSSC.2017.2746669","volume":"52","author":"AI Hussein","year":"2017","unstructured":"A.I. Hussein, S. Vasadi, J. Paramesh, A 5.0-6.6 GHz phase-domain digital frequency synthesizer with low phase noise and low fractional spurs. IEEE J. Solid-State Circuits 52, 3329\u20133347 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"204","key":"3030_CR24","first-page":"19","volume":"201","author":"NMH Ismail","year":"2009","unstructured":"N.M.H. Ismail, M. Othman, CMOS phase frequency detector for high speed applications. Int. Conf. Microelectron. (ICM) 201(204), 19\u201322 (2009)","journal-title":"Int. Conf. Microelectron. (ICM)"},{"key":"3030_CR25","doi-asserted-by":"crossref","first-page":"3819","DOI":"10.1007\/s00034-020-01366-1","volume":"39","author":"HL Kirankumar","year":"2020","unstructured":"H.L. Kirankumar, S. Rekha, T. Laxminidhi, A dead-zone free zero blind-zone high-speed phase frequency detector for charge pump PLL. Circuits Syst Signal Process 39, 3819\u20133832 (2020)","journal-title":"Circuits Syst Signal Process"},{"key":"3030_CR26","first-page":"60","volume":"14","author":"A Koithyar","year":"2020","unstructured":"A. Koithyar, T.K. Ramesh, Interger-N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector. IET Digital Lib. 14, 60\u201365 (2020)","journal-title":"IET Digital Lib."},{"key":"3030_CR27","first-page":"217","volume":"2015","author":"CL Kok","year":"2015","unstructured":"C.L. Kok, X. Li, L. Siek, D. Zhu, J.J. Kong, A switched capacitor deadtime controller for DC-DC buck converter, IEEE International Symposium on Circuits and Systems (ISCAS). Lisbon, Portugal 2015, 217\u2013220 (2015)","journal-title":"Lisbon, Portugal"},{"key":"3030_CR28","doi-asserted-by":"crossref","unstructured":"C.L. Kok, L. Siek, Unbalanced input pair zero current detector for DC-DC buck converter. Electronic Letters, 51(17), 1359-1361","DOI":"10.1049\/el.2015.0323"},{"key":"3030_CR29","doi-asserted-by":"publisher","unstructured":"C.L. Kok, M.T. Mustaffa, N. Mohd Noh, A. Abd Manaf, O. Sidek, A switchable CMOS LNA using capacitor switching. 2011 IEEE International Conference on Computer Applications and Industrial Electronics (ICCAIE), Penang, Malaysia, 2011, pp. 117-120 https:\/\/doi.org\/10.1109\/ICCAIE.2011.6162116","DOI":"10.1109\/ICCAIE.2011.6162116"},{"key":"3030_CR30","doi-asserted-by":"crossref","unstructured":"N. Kumar, M. Kumar, Design of low power and high-speed CMOS phase frequency detector for a PLL. Advances in Signal Processing and Communication, Lecture Notes in Electrical Engineering, Springer, vol 526 (2019)","DOI":"10.1007\/978-981-13-2553-3_51"},{"issue":"10","key":"3030_CR31","doi-asserted-by":"crossref","first-page":"153070","DOI":"10.1016\/j.aeue.2020.153070","volume":"116","author":"TB Kumar","year":"2020","unstructured":"T.B. Kumar, A. Panda, G.K. Sharma, A.K. Johar, S.K. Kar, D. Boolchandani, Taguchi DOE and ANOVA: a systematic perspective for performance optimization of cross-coupled channel length modulation OTA. Int. J. Electron. Commun. 116(10), 153070 (2020)","journal-title":"Int. J. Electron. Commun."},{"key":"3030_CR32","doi-asserted-by":"crossref","first-page":"106441","DOI":"10.1016\/j.mejo.2024.106441","volume":"154","author":"T Li","year":"2024","unstructured":"T. Li, C. Guo, W. Zhang, J. Huang, J. Zeng, J.A. Zhang, A low power low phase noise wide frequency range PLL. Microelectron. J. 154, 106441 (2024)","journal-title":"Microelectron. J."},{"key":"3030_CR33","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1016\/j.proeng.2013.09.110","volume":"64","author":"KKA Majeed","year":"2013","unstructured":"K.K.A. Majeed, B.J. Kailath, A Novel Phase Frequency Detector for a high frequency PLL design. Procedia Eng. 64, 377\u2013384 (2013)","journal-title":"Procedia Eng."},{"key":"3030_CR34","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1007\/s10470-017-1013-4","volume":"93","author":"KKA Majeed","year":"2017","unstructured":"K.K.A. Majeed, B.J. Kailath, Low power PLL with reduced reference spur realized with glitch-free linear PFD and current splitting CP. Analog Integr. Circ. Sig. Process 93, 29\u201339 (2017)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"10","key":"3030_CR35","doi-asserted-by":"crossref","first-page":"1331","DOI":"10.1109\/JSSC.2002.803048","volume":"37","author":"DLM Mansuri","year":"2002","unstructured":"D.L.M. Mansuri, C.K. Yang, Fast frequency acquisition phase-frequency detectors for GSamples\/s phase-locked loops. IEEE J. Solid-State Circuits 37(10), 1331\u20131334 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3030_CR36","doi-asserted-by":"crossref","first-page":"155098","DOI":"10.1016\/j.aeue.2023.155098","volume":"176","author":"Marichamy Divya","year":"2024","unstructured":"Marichamy Divya, Kumaravel Sundaram, A novel replica technique based dead zone free phase frequency detector and a self-cascode current-splitting charge pump for a low-spur low power phase-locked loop architecture. Int. J. Electron. Commun. 176, 155098 (2024)","journal-title":"Int. J. Electron. Commun."},{"key":"3030_CR37","unstructured":"Minitab 17 Statistical software. (2010). Computer software. State College, PA: Minitab, Inc. www.minitab.com"},{"issue":"4","key":"3030_CR38","first-page":"119","volume":"7","author":"F Modarresi","year":"2016","unstructured":"F. Modarresi, M. Ghasemzadeh, M. Mazlumi, A. Amini, T. Abolfathi, A low-jitter, full-differential PLL in 0.18 $$\\mu $$m CMOS technology. Int. J. Microelectron. Comput. Sci. 7(4), 119\u2013122 (2016)","journal-title":"Int. J. Microelectron. Comput. Sci."},{"key":"3030_CR39","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1007\/s00542-016-2970-8","volume":"23","author":"U Nanda","year":"2017","unstructured":"U. Nanda, D.P. Acharya, S.K. Patra, Design of an efficient phase frequency detector to reduce blind zone in a PLL. Microsyst. Technol. 23, 533\u2013539 (2017)","journal-title":"Microsyst. Technol."},{"key":"3030_CR40","doi-asserted-by":"publisher","unstructured":"A.V. Nishchal, K.S. Vasistha, L.S.S. Sharma, R. Seethur, Design of Novel Phase Frequency Detectors for Low Phase Noise Frequency Multipliers. 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT), Kamand, India, pp. 1-6 (2024), https:\/\/doi.org\/10.1109\/ICCCNT61001.2024.10724174","DOI":"10.1109\/ICCCNT61001.2024.10724174"},{"key":"3030_CR41","doi-asserted-by":"publisher","unstructured":"P. Nuzzo, K. Vengattaramane, M. Ingels, V. Giannini, M. Steyaert, J. Craninckx, A 0.1-5GHz Dual-VCO software-defined $$\\Sigma \\Delta $$ frequency synthesizer in 45nm digital CMOS. in: 2009 IEEE Radio Frequency Integrated Circuits Symposium. Boston, MA, USA, pp. 321\u2013324 (2009). https:\/\/doi.org\/10.1109\/RFIC.2009.5135549","DOI":"10.1109\/RFIC.2009.5135549"},{"key":"3030_CR42","doi-asserted-by":"publisher","unstructured":"J.F. Osorio, C.S. Vaucher, B. Huff, E.V.D. Heijden, A. De Graauw, A 21.7-to-27.8GHz 2.6-degrees-rms 40MW frequency synthesizer in 45nm CMOS for mm-Wave communication applications. in: 2011 IEEE International Solid-State Circuits Conference. San Francisco, CA, USA, pp. 278\u2013280 (2011). https:\/\/doi.org\/10.1109\/ISSCC.2011.5746317","DOI":"10.1109\/ISSCC.2011.5746317"},{"key":"3030_CR43","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/s10470-020-01779-7","volume":"107","author":"N Pradhan","year":"2021","unstructured":"N. Pradhan, S.K. Jana, Design of phase frequency detector with improved output characteristics operating in the range of 1.25 MHz-3.8 GHz. Analog Integr. Circ. Sig. Process 107, 101\u2013108 (2021)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"3030_CR44","doi-asserted-by":"publisher","unstructured":"N. Pradhan, K. Das, S.K. Jana, M. Chandra Govil, Design of Pass Transistor based Phase Frequency Detector for Fast Frequency Acquisition Phase Locked Loop, International Symposium on Devices, Circuits and Systems (ISDCS). Howrah, India 2020, 1\u20134 (2020). https:\/\/doi.org\/10.1109\/ISDCS49393.2020.9262982","DOI":"10.1109\/ISDCS49393.2020.9262982"},{"issue":"4","key":"3030_CR45","doi-asserted-by":"crossref","first-page":"70","DOI":"10.24840\/2183-6493_007.004_0006","volume":"7","author":"BS Premananda","year":"2021","unstructured":"B.S. Premananda, T.N. Dhanush, V.S. Parashar, D. Aneesh Bharadwaj, Design and Implementation of High Frequency and Low- Power Phase-locked Loop. U. Porto J. Eng. 7(4), 70\u201386 (2021)","journal-title":"U. Porto J. Eng."},{"key":"3030_CR46","volume-title":"Design of analog CMOS integrated circuits","author":"B Razavi","year":"2000","unstructured":"B. Razavi, Design of analog CMOS integrated circuits (McGraw-Hill, 2000)"},{"key":"3030_CR47","doi-asserted-by":"crossref","DOI":"10.1017\/9781108626200","volume-title":"Design of CMOS Phase-Locked Loops","author":"B Razavi","year":"2020","unstructured":"B. Razavi, Design of CMOS Phase-Locked Loops (Cambridge University Press, 2020)"},{"key":"3030_CR48","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1007\/s00034-019-01232-9","volume":"39","author":"A Rezaeian","year":"2020","unstructured":"A. Rezaeian, G. Ardeshir, M. Gholami, A low-power and high-frequency phase frequency detector for a 3.33-GHz delay locked loop. Circuits Syst. Signal Process 39, 1735\u20131750 (2020)","journal-title":"Circuits Syst. Signal Process"},{"key":"3030_CR49","doi-asserted-by":"crossref","unstructured":"M.W. Rawlins, Phase-Frequency Detector with No Dead Zone. Low power wireless receivers for IoT applications with multi-band calibration algorithms, (Springer, Cham, 2021), pp. 33\u201336","DOI":"10.1007\/978-3-030-70729-3_5"},{"issue":"3","key":"3030_CR50","doi-asserted-by":"crossref","first-page":"1181","DOI":"10.1016\/j.jmatprotec.2008.03.021","volume":"209","author":"JL Rosa","year":"2009","unstructured":"J.L. Rosa, A. Robin, M.B. Silva, C.A. Baldan, M.P. Peres, Electrodeposition of copper on titanium wires: Taguchi experimental design approach. J. Mater. Process. Technol. 209(3), 1181\u20131188 (2009)","journal-title":"J. Mater. Process. Technol."},{"key":"3030_CR51","doi-asserted-by":"crossref","unstructured":"A. Singhal, R. Ahmad, D. Boolchandani, C. Periasamy, A Novel 571.78 MHz-11.07 GHz Tuning Range Differential Ring Oscillator Application in a PLL Frequency Synthesizer with 895 ns Lock Time. Circuits, Systems, and Signal Processing, pp. 1-23 (2024)","DOI":"10.1007\/s00034-024-02860-6"},{"key":"3030_CR52","first-page":"2050142:1","volume":"29","author":"JK Sahani","year":"2020","unstructured":"J.K. Sahani, A.K. Singh, A. Agarwal, A wide frequency range low jitter integer PLL with switch and inverter based CP in 0.18 $$\\mu $$m CMOS Technology. J. Circuits Syst. Comput. 29, 2050142:1-2050142:22 (2020)","journal-title":"J. Circuits Syst. Comput."},{"issue":"15","key":"3030_CR53","doi-asserted-by":"crossref","first-page":"2250267","DOI":"10.1142\/S021812662250267X","volume":"31","author":"J Sharma","year":"2022","unstructured":"J. Sharma, G.K. Sharma, T. Varma, D. Boolchandani, A high speed phase detection circuit with no dead zone suitable for minimal jitter and low power applications. J. Circuits Syst. Comput. 31(15), 2250267 (2022)","journal-title":"J. Circuits Syst. Comput."},{"issue":"09","key":"3030_CR54","doi-asserted-by":"crossref","first-page":"2350158","DOI":"10.1142\/S021812662350158X","volume":"32","author":"J Sharma","year":"2023","unstructured":"J. Sharma, G.K. Sharma, T. Varma, D. Boolchandani, Optimization of performance parameters of phase frequency detector using Taguchi DoE and Pareto ANOVA techniques. J. Circuits Syst. Comput. 32(09), 2350158 (2023)","journal-title":"J. Circuits Syst. Comput."},{"key":"3030_CR55","doi-asserted-by":"crossref","unstructured":"J. Sharma, T. Varma, D. Boolchandani, A brief review of the various phase-frequency detector architectures. IEEE International Symposium on Smart Electronic Systems (iSES) (Jaipur, December, MNIT, 2021), pp.74\u201378","DOI":"10.1109\/iSES52644.2021.00028"},{"key":"3030_CR56","doi-asserted-by":"crossref","unstructured":"Jyoti Sharma, Riyaz Ahmad, Ashutosh Yadav, Tarun Varma, Dharmendar Boolchandani, Design and Optimization of Phase Frequency Detector through Taguchi and ANOVA Statistical Techniques for Fast Settling Low Power Frequency Synthesizer. Integration, The VLSI Journal (Elsevier), pp. 102162 (2024)","DOI":"10.1016\/j.vlsi.2024.102162"},{"key":"3030_CR57","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/s10470-020-01671-4","volume":"104","author":"G Sharma","year":"2020","unstructured":"G. Sharma, A.K. Johar, T.B. Kumar, D. Boolchandani, Effectiveness of Taguchi and ANOVA in design of differential ring oscillator. Analog Integr. Circ. Sig. Process 104, 331\u2013341 (2020)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"3","key":"3030_CR58","doi-asserted-by":"crossref","first-page":"665","DOI":"10.1109\/JSSC.2011.2179733","volume":"47","author":"J Shin","year":"2012","unstructured":"J. Shin, H. Shin, A 1.9-3.8 GHz fractional-PLL frequency synthesizer with fast auto-calibration of loop bandwidth and VCO frequency. IEEE J. Solid-State Circuits 47(3), 665\u2013675 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"3030_CR59","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1007\/s00034-018-0887-4","volume":"38","author":"S Sofmowloodi","year":"2019","unstructured":"S. Sofmowloodi, F. Razaghian, M. Gholami, Low-power high-frequency phase frequency detector for minimal blind-zone phase-locked loops. Circuits Syst. Signal Process. 38(2), 498\u2013511 (2019)","journal-title":"Circuits Syst. Signal Process."},{"issue":"11","key":"3030_CR60","doi-asserted-by":"crossref","first-page":"184","DOI":"10.51201\/JUSST\/21\/10879","volume":"23","author":"P Srivastava","year":"2021","unstructured":"P. Srivastava, R.C. Singh, Chauhan, design of power efficient phase frequency detector and voltage controlled oscillator for PLL applications in 45 nm CMOS technology. J. University Shanghai Sci. Technol. 23(11), 184\u2013197 (2021)","journal-title":"J. University Shanghai Sci. Technol."},{"key":"3030_CR61","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1016\/j.procs.2015.07.390","volume":"57","author":"Supraja Batchu","year":"2015","unstructured":"Supraja Batchu, Jayachandra Prasad Talari, Ravi Nirlakalla, Analysis of low power and high speed phase frequency detectors for phase locked loop design. Procedia Comput. Sci. 57, 1081\u20131087 (2015)","journal-title":"Procedia Comput. Sci."},{"key":"3030_CR62","doi-asserted-by":"crossref","unstructured":"Suraparaju, E.R., Arja, P.V.R., Ren, Saiyu, Simple high-resolution CMOS phase frequency detector. Electronics Letters, 51 (2015)","DOI":"10.1049\/el.2015.2992"},{"key":"3030_CR63","doi-asserted-by":"crossref","unstructured":"K.P. Thakore, K. Shah, N.M. Devashrey, Design And Implementation of Low Power Phase Frequency Detector For Phase Lock Loop. 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, pp. 644-647 (2019)","DOI":"10.1109\/ICCMC.2019.8819745"},{"key":"3030_CR64","doi-asserted-by":"crossref","unstructured":"X.F. Wu, G. Zhou, Application of improved Taguchi method to the multiresponse optimization. IEEE 18th International Conference on Industrial Engineering and Engineering Management. Changchun, China, 3, pp. 1829\u20131832 (2011)","DOI":"10.1109\/ICIEEM.2011.6035521"},{"key":"3030_CR65","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1007\/s10470-018-1312-4","volume":"97","author":"Z Zahir","year":"2018","unstructured":"Z. Zahir, G. Banerjee, A 0.9-5.4 GHz wideband fast settling frequency synthesizer for 5G based consumer services. Analog Integr. Circuits Signal Process. 97, 565\u2013577 (2018)","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"3030_CR66","doi-asserted-by":"crossref","unstructured":"Z. Zahir, G. Banerjee, A fast acquisition phase frequency detector for high frequency PLLs. 2015 IEEE International WIE Conference on Electrical and Computer Engineering (WIECON-ECE), pp. 366-369 (2015)","DOI":"10.1109\/WIECON-ECE.2015.7443940"},{"issue":"05","key":"3030_CR67","doi-asserted-by":"crossref","first-page":"1188","DOI":"10.1109\/TCSI.2013.2249177","volume":"60","author":"B Zhao","year":"2013","unstructured":"B. Zhao, Y. Lian, H. Yang, A low-power fast-settling bond-wire frequency synthesizer with a dynamic-bandwidth scheme. Circuits Syst. I: Regular Papers, IEEE Trans. 60(05), 1188\u20131199 (2013)","journal-title":"Circuits Syst. I: Regular Papers, IEEE Trans."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03030-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03030-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03030-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T20:10:22Z","timestamp":1747253422000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03030-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,11]]},"references-count":67,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025,6]]}},"alternative-id":["3030"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03030-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2,11]]},"assertion":[{"value":"29 August 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 January 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 January 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 February 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors assert that they do not have any Conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}