{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T15:00:23Z","timestamp":1784214023088,"version":"3.55.0"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T00:00:00Z","timestamp":1741651200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T00:00:00Z","timestamp":1741651200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100002383","name":"King Saud University","doi-asserted-by":"publisher","award":["RSPD2024R1006"],"award-info":[{"award-number":["RSPD2024R1006"]}],"id":[{"id":"10.13039\/501100002383","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1007\/s00034-025-03034-8","type":"journal-article","created":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T07:00:42Z","timestamp":1741676442000},"page":"4559-4585","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["High Performance and PVT Variation Tolerant Design for a Ternary Multiplier Using GNRFET Technology"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1031-599X","authenticated-orcid":false,"given":"Shaik Javid","family":"Basha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7681-3695","authenticated-orcid":false,"given":"Ahmed","family":"Elbarbary","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7873-0586","authenticated-orcid":false,"given":"Haitham A.","family":"Mahmoud","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5732-6085","authenticated-orcid":false,"given":"P.","family":"Venkatramana","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,3,11]]},"reference":[{"key":"3034_CR1","doi-asserted-by":"publisher","first-page":"15337","DOI":"10.1007\/s13369-023-08053-8","volume":"48","author":"E Abbasian","year":"2023","unstructured":"E. Abbasian, A. Aminzadeh, S. Taghipour Anvari, GNRFET- and CNTFET-based designs of highly efficient 22 T unbalanced single-trit ternary multiplier cell. Arab. J. Sci. Eng. 48, 15337\u201315352 (2023)","journal-title":"Arab. J. Sci. Eng."},{"key":"3034_CR2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mseb.2024.117452","volume":"306","author":"E Abbasian","year":"2024","unstructured":"E. Abbasian, A. Elbarbary, A highly-efficient ternary-capable GNRFETs-based three-valued half adder circuit using unary operators. Mater. Sci. Eng. B 306, 117452 (2024)","journal-title":"Mater. Sci. Eng. B"},{"issue":"12","key":"3034_CR3","doi-asserted-by":"publisher","DOI":"10.1149\/2162-8777\/aca791","volume":"11","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, T. Mirzaei, S. Sofimowloodi, A stable low leakage power SRAM with built-in read\/write-assist scheme using GNRFETs for IoT applications. ECS J. Solid State Sci. Technol. 11(12), 121002 (2022)","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"3034_CR4","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.154808","volume":"170","author":"E Abbasian","year":"2023","unstructured":"E. Abbasian, M. Orouji, S. Taghipour Anvari, An efficient GNRFET-based circuit design of ternary half-adder. AEU Int. J. Electron. Commun. 170, 154808 (2023)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"3034_CR5","doi-asserted-by":"crossref","unstructured":"D.M. Badugu, S. Sunithamani, Design of ternary D-latch using graphene nanoribbon field effect transistor, in 2019 International Conference on ViTECoN, Vellore, India, pp. 1\u20134 (2019)","DOI":"10.1109\/ViTECoN.2019.8899731"},{"issue":"7","key":"3034_CR6","first-page":"979","volume":"14","author":"DM Badugu","year":"2020","unstructured":"D.M. Badugu, S. Sunithamani, Design of ternary logic gates and circuits using GNRFETs. IET Circuits Device Syst. 14(7), 979\u2013979 (2020)","journal-title":"IET Circuits Device Syst."},{"key":"3034_CR7","doi-asserted-by":"publisher","DOI":"10.1016\/j.prime.2023.100197","volume":"5","author":"SJ Basha","year":"2023","unstructured":"S.J. Basha, P. Venkatramana, High performance quaternary logic designs using GNFETs. e-Prime Adv. Electr. Eng. Electron. Energy 5, 100197 (2023)","journal-title":"e-Prime Adv. Electr. Eng. Electron. Energy"},{"key":"3034_CR8","doi-asserted-by":"publisher","first-page":"1068","DOI":"10.1109\/TNANO.2015.2469647","volume":"14","author":"Y-Y Chen","year":"2015","unstructured":"Y.-Y. Chen, A. Sangai, A. Rogachev, M. Gholipour, G. Iannaccone, G. Fiori et al., A SPICE-compatible model of MOS-type graphene nano-ribbon field-effect transistors enabling gate-and circuit-level delay and power analysis under process variation. IEEE Trans. Nanotechnol. 14, 1068\u20131082 (2015)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"3034_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2014\/879813","volume":"2014","author":"HC Chin","year":"2014","unstructured":"H.C. Chin, C.S. Lim, W.S. Wong et al., Enhanced device and circuit-level performance benchmarking of graphene nanoribbon field-effect transistor against a nano-MOSFET with interconnects. J. Nanomater. 2014, 1\u201314 (2014)","journal-title":"J. Nanomater."},{"issue":"6","key":"3034_CR10","doi-asserted-by":"publisher","first-page":"1480","DOI":"10.1109\/TED.2006.874751","volume":"53","author":"RCG da Silva","year":"2006","unstructured":"R.C.G. da Silva, H. Boudinov, L. Carro, A novel voltage-mode CMOS quaternary logic design. IEEE Trans. Electron Devices 53(6), 1480\u20131483 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3034_CR11","doi-asserted-by":"crossref","unstructured":"S. Dutta, R. Dey, S. Dutta, A. Saha, O.H. Siddique, Novel 32\u00a0nm CMOS Ternary 3\u2018s complement generator, in\u00a02023 IEEE DevIC, Kalyani, India, pp. 87\u201391 (2023)","DOI":"10.1109\/DevIC57758.2023.10134904"},{"key":"3034_CR12","doi-asserted-by":"publisher","first-page":"104701","DOI":"10.1109\/ACCESS.2020.2997809","volume":"8","author":"Z Furqan","year":"2020","unstructured":"Z. Furqan, Z.A.Z. Tun, A.K. Farooq, S.A.Z. Murad, Carbon nanotube and resistive random access memory based unbalanced ternary logic gates and basic arithmetic circuits. IEEE Access 8, 104701\u2013104717 (2020)","journal-title":"IEEE Access"},{"key":"3034_CR13","doi-asserted-by":"crossref","unstructured":"J. Gope, S. Bhadra, S. Chanda, M. Sarkar, S. Pal, A. Rai, Modelling of single electron ternary flip-flop using SIMON, in\u00a02016 IEEE 7th Annual UEMCON, New York, pp. 1\u20139 (2016)","DOI":"10.1109\/UEMCON.2016.7777931"},{"key":"3034_CR14","unstructured":"S. Harita, S. Gadgil, C. Vudadha, A novel low power ternary multiplier design using CNFETs, in 2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID). (IEEE, 2020)"},{"key":"3034_CR15","doi-asserted-by":"publisher","first-page":"7335","DOI":"10.1007\/s00034-023-02445-9","volume":"42","author":"SB Javid","year":"2023","unstructured":"S.B. Javid, P. Venkatramana, Design of ternary logic circuits using GNRFET and RRAM. Circuits Syst. Signal Process. 42, 7335\u20137356 (2023)","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"3034_CR16","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TNANO.2014.2316000","volume":"13","author":"L Jinghang","year":"2014","unstructured":"L. Jinghang, C. Linbin, H. Jie, L. Fabrizio, Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans. Nanotechnol. 13(4), 695\u2013708 (2014)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"3034_CR17","doi-asserted-by":"publisher","first-page":"793","DOI":"10.1109\/TVLSI.2012.2198248","volume":"21","author":"S Karmakar","year":"2013","unstructured":"S. Karmakar, J.A. Chandy, F.C. Jain, Design of ternary logic combinational circuits based on quantum dot gate FETs. IEEE Trans. VLSI Syst. 21(5), 793\u2013806 (2013)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"3034_CR18","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.154601","volume":"163","author":"T Khurshid","year":"2023","unstructured":"T. Khurshid, V. Singh, Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using CNTFET. AEU-Int. J. Electron. Commun. 163, 154601 (2023)","journal-title":"AEU-Int. J. Electron. Commun."},{"issue":"9","key":"3034_CR19","doi-asserted-by":"publisher","first-page":"3612","DOI":"10.1109\/TCSI.2023.3287274","volume":"70","author":"J Ko","year":"2023","unstructured":"J. Ko, J. Kim, T. Jeong, J. Jeong, T. Song, Exploration of ternary logic using T-CMOS for circuit-level design. IEEE Trans. Circuits Syst. I Regul. Pap. 70(9), 3612\u20133624 (2023)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3034_CR20","doi-asserted-by":"crossref","unstructured":"J. Ko, K. Park, S. Yong, T. Jeong, T.H. Kim, T. Song, An Optimal design methodology of ternary logic in Iso-device ternary CMOS, in\u00a02021 IEEE 51st ISMVL, Nur-sultan, Kazakhstan, pp. 189\u2013194 (2021)","DOI":"10.1109\/ISMVL51352.2021.00040"},{"issue":"9","key":"3034_CR21","doi-asserted-by":"publisher","first-page":"10607","DOI":"10.1016\/j.matpr.2017.06.428","volume":"9","author":"M Mishra","year":"2017","unstructured":"M. Mishra, R.S. Singh, I. Ale, Performance optimization of GNRFET inverter at 32nm technology node. Mater. Today Proc. 9(9), 10607\u201310611 (2017)","journal-title":"Mater. Today Proc."},{"key":"3034_CR22","doi-asserted-by":"crossref","unstructured":"M.U. Mohammed, M.H. Chowdhury, Design of energy efficient SRAM cell based on double gate Schottky-Barrier-Type GNRFET with minimum dimer lines, in 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, pp. 1\u20134 (2019)","DOI":"10.1109\/ISCAS.2019.8702422"},{"key":"3034_CR23","doi-asserted-by":"crossref","unstructured":"M.U. Mohammed, A. Nizam, L. Ali, M.H. Chowdhury, A low leakage SRAM bitcell design based on MOS-type graphene nano-ribbon FET, in\u00a02019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, pp. 1\u20134 (2019)","DOI":"10.1109\/ISCAS.2019.8702461"},{"issue":"63","key":"3034_CR24","first-page":"41","volume":"18","author":"M Nayeri","year":"2021","unstructured":"M. Nayeri, N. Maryam, Design and Simulation of penternary adder based on GNRFET. J. Model. Eng. 18(63), 41\u201350 (2021)","journal-title":"J. Model. Eng."},{"issue":"3","key":"3034_CR25","first-page":"211","volume":"15","author":"M Nayeri","year":"2019","unstructured":"M. Nayeri, P. Keshavarzian, M. Nayeri, A Novel design of quaternary inverter gate based on GNRFET. Int. J. Nanosci. Nanotechnol. 15(3), 211\u2013217 (2019)","journal-title":"Int. J. Nanosci. Nanotechnol."},{"issue":"36","key":"3034_CR26","first-page":"53","volume":"10","author":"M Nayeri","year":"2019","unstructured":"M. Nayeri, P. Keshavarzian, N. Maryam, High-speed penternary inverter gate using GNRFET. J. Adv. Comput. Res. 10(36), 53\u201359 (2019)","journal-title":"J. Adv. Comput. Res."},{"key":"3034_CR27","doi-asserted-by":"crossref","unstructured":"P.M. Nesa Rani, P. Lyngton Thangkhiew, A review on fundamentals of ternary reversible logic circuits, in\u00a02020 International Conference on ComPE, Shillong, India, pp. 738\u2013743 (2020)","DOI":"10.1109\/ComPE49325.2020.9200021"},{"key":"3034_CR28","doi-asserted-by":"publisher","first-page":"93871","DOI":"10.1109\/ACCESS.2019.2928251","volume":"7","author":"AJ Ramzi","year":"2019","unstructured":"A.J. Ramzi, K. Abdallah, A.M. El-Hajj, L.A. El-Nimri, H.M. Ali, High-performance and energy-efficient CNFET-based designs for ternary logic circuits. IEEE Access 7, 93871\u201393886 (2019)","journal-title":"IEEE Access"},{"issue":"11","key":"3034_CR29","doi-asserted-by":"publisher","first-page":"111003","DOI":"10.1149\/2162-8777\/ac9ff2","volume":"11","author":"SV RatanKumar","year":"2022","unstructured":"S.V. RatanKumar, L.K. Rao, M. Kiran Kumar, Design of Ternary Logic Circuits using Pseudo N-type CNTFETs. ECS J. Solid State Sci. Technol. 11(11), 111003 (2022)","journal-title":"ECS J. Solid State Sci. Technol."},{"issue":"5","key":"3034_CR30","doi-asserted-by":"publisher","DOI":"10.1149\/2162-8777\/acd47c","volume":"12","author":"Z Rohani","year":"2023","unstructured":"Z. Rohani, A.A.E. Zarandi, A power efficient 32 nm Ternary multiplier using graphene nanoribbon field-effect transistor technology. ECS J. Solid State Sci. Technol. 12(5), 051009 (2023)","journal-title":"ECS J. Solid State Sci. Technol."},{"issue":"3","key":"3034_CR31","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1109\/TNANO.2017.2649548","volume":"16","author":"SK Sahoo","year":"2017","unstructured":"S.K. Sahoo, G. Akhilesh, R. Sahoo, M. Muglikar, High-performance ternary adder using CNTFET. IEEE Trans. Nanotechnol. 16(3), 368\u2013374 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"3034_CR32","doi-asserted-by":"crossref","unstructured":"S.K. Sahoo, K. Dhoot, R. Sahoo, High performance ternary multiplier using CNTFET, in 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, (2018)","DOI":"10.1109\/ISVLSI.2018.00057"},{"key":"3034_CR33","doi-asserted-by":"crossref","unstructured":"J. Seoyeon, K. Somi, Y. Hocheon, K. Bongjun, Inkjet printed inverter showing binary\/ternary logic operation depending on its previous logic state, in\u00a02023 IEEE International Conference on FLEPS, Boston, MA, USA, pp. 1\u20134 (2023)","DOI":"10.1109\/FLEPS57599.2023.10220381"},{"key":"3034_CR34","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/j.aeue.2018.06.011","volume":"93","author":"E Shahrom","year":"2018","unstructured":"E. Shahrom, S.A. Hosseini, A New low power multiplexer based ternary multiplier using CNTFETs. AEU-Int. J. Electron. Commun. 93, 191\u2013207 (2018)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"3034_CR35","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102959","volume":"73","author":"T Sharma","year":"2020","unstructured":"T. Sharma, L. Kumre, Design of low power multi-ternary digit multiplier in CNTFET technology. Microprocess. Microsyst. 73, 102959 (2020)","journal-title":"Microprocess. Microsyst."},{"key":"3034_CR36","doi-asserted-by":"publisher","first-page":"3265","DOI":"10.1007\/s00034-019-01318-4","volume":"39","author":"T Sharma","year":"2020","unstructured":"T. Sharma, L. Kumre, Energy-efficient ternary arithmetic logic unit design in CNTFET technology. Circuits Syst. Signal Process. 39, 3265\u20133288 (2020)","journal-title":"Circuits Syst. Signal Process."},{"issue":"8","key":"3034_CR37","first-page":"753","volume":"63","author":"B Srinivasu","year":"2016","unstructured":"B. Srinivasu, K. Sridharan, Low-complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. II Express Briefs 63(8), 753\u2013757 (2016)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3034_CR38","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/TNANO.2021.3096123","volume":"20","author":"B Srinivasu","year":"2021","unstructured":"B. Srinivasu, K. Sridharan, Low-power and high-performance ternary SRAM designs with application to CNTFET technology. IEEE Trans. Nanotechnol. 20, 562\u2013566 (2021)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"3034_CR39","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.154939","volume":"172","author":"PN Sudhakar","year":"2023","unstructured":"P.N. Sudhakar, V.V. Kishore, A power\/energy-efficient, process-variation-resilient multiplier using graphene nanoribbon technology and ternary logic. AEU-Int. J. Electron. Commun. 172, 154939 (2023)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"3034_CR40","doi-asserted-by":"publisher","first-page":"423","DOI":"10.1631\/FITEE.1500366","volume":"18","author":"S Tabrizchi","year":"2017","unstructured":"S. Tabrizchi, N. Azimi, K. Navi, A novel ternary half adder and multiplier based on carbon nanotube field effect transistors. Front. Inf. Technol. Electron. Eng. 18, 423\u2013433 (2017)","journal-title":"Front. Inf. Technol. Electron. Eng."},{"key":"3034_CR41","doi-asserted-by":"publisher","first-page":"4050","DOI":"10.1007\/s00034-024-02659-5","volume":"43","author":"A Vendhan","year":"2024","unstructured":"A. Vendhan, S.E. Ahmed, S. Gurunarayanan, Energy efficient ternary multi-trit multiplier design using novel adders. Circuits Syst. Signal Process. 43, 4050\u20134072 (2024)","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"3034_CR42","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"CS Wallace","year":"1964","unstructured":"C.S. Wallace, A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. 13(1), 14\u201317 (1964)","journal-title":"IEEE Trans. Electron. Comput."},{"key":"3034_CR43","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.154907","volume":"171","author":"H Wang","year":"2023","unstructured":"H. Wang, Z. Li, M.A. El-Meligy, M. Sharaf, H.A. Mahmoud, An unbalanced ternary multiplier cell based on graphene nanoribbon field-effect transistors for PVT-tolerant low-energy portable applications. AEU-Int. J. Electron. Commun. 171, 154907 (2023)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"3034_CR44","doi-asserted-by":"publisher","first-page":"58585","DOI":"10.1109\/ACCESS.2020.2982738","volume":"8","author":"AD Zarandi","year":"2020","unstructured":"A.D. Zarandi, M.R. Reshadinezhad, A. Rubio, A systematic method to design efficient ternary high performance CNTFET-based logic cells. IEEE Access 8, 58585\u201358593 (2020)","journal-title":"IEEE Access"},{"key":"3034_CR45","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1109\/OJNANO.2020.3020567","volume":"1","author":"TS Zarin","year":"2020","unstructured":"T.S. Zarin, U.A. Farid, M.H. Chowdhury, Design of ternary logic and arithmetic circuits using GNRFET. IEEE O. J. of Nanotechnol. 1, 77\u201387 (2020)","journal-title":"IEEE O. J. of Nanotechnol."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03034-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03034-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03034-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T21:01:56Z","timestamp":1751403716000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03034-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,11]]},"references-count":45,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2025,7]]}},"alternative-id":["3034"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03034-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3,11]]},"assertion":[{"value":"5 May 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 February 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 February 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 March 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"None.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}