{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:00:53Z","timestamp":1771657253564,"version":"3.50.1"},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T00:00:00Z","timestamp":1742342400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T00:00:00Z","timestamp":1742342400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1007\/s00034-025-03042-8","type":"journal-article","created":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T21:26:56Z","timestamp":1742419616000},"page":"4586-4606","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["An Energy Efficient High Speed Rail to Rail Comparator and its Applications as A Sense Amplifier in Memories"],"prefix":"10.1007","volume":"44","author":[{"given":"Guruprakash Kumar","family":"Peta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9849-4277","authenticated-orcid":false,"given":"Darshak","family":"Bhatt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,3,19]]},"reference":[{"key":"3042_CR1","doi-asserted-by":"crossref","unstructured":"A. Alshehri, M. Al-Qadasi, A.S. Almansouri, T. Al-Attar, H. Fariborzi, StrongARM latch comparator performance enhancement by implementing clocked forward body biasing, in Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Bordeaux, France (2018)","DOI":"10.1109\/ICECS.2018.8617903"},{"issue":"2","key":"3042_CR2","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/TVLSI.2013.2241799","volume":"22","author":"S Babayan-Mashhadi","year":"2014","unstructured":"S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(2), 343\u2013352 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"3042_CR3","doi-asserted-by":"crossref","unstructured":"H.S. Bindra, C.E. Lokin, A. Annema, B. Nauta, A 30fJ\/comparison dynamic bias comparator, in 43rd IEEE European Solid State Circuits Conference, Leuven, pp. 71\u201374, (2017)","DOI":"10.1109\/ESSCIRC.2017.8094528"},{"issue":"7","key":"3042_CR4","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/TCSII.2006.875308","volume":"53","author":"PM Figueiredo","year":"2006","unstructured":"P.M. Figueiredo, J.C. Vital, Kickback noise reduction technique for CMOS latched comparators. IEEE Trans. Circuits Syst. II Express Briefs 53(7), 541\u2013545 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3042_CR5","doi-asserted-by":"crossref","unstructured":"B. Goll, H. Zimmermann, A 65nm CMOS comparator with modified latch to achieve 7GHz\/1.3mW at 1.2V and 700MHz\/47$$\\mu $$W at 0.6V, in IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, pp. 328-329, 329a, (2009)","DOI":"10.1109\/ISSCC.2009.4977441"},{"key":"3042_CR6","doi-asserted-by":"publisher","unstructured":"P. Guruprakashkumar, R.K Siddharth , Y.B Nithin kumar, M.H Vasantha, E. Bonizzoni, A 1-V, 5-Bit, 180$$\\mu $$W, differential pulse position modulation ADC in 65-nm CMOS Process, in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, (2021), https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401108","DOI":"10.1109\/ISCAS51556.2021.9401108"},{"key":"3042_CR7","doi-asserted-by":"crossref","unstructured":"Y. Li, H. Schneider, F. Schnabel, R. Thewes, D. Schmitt-Landsiedel, Latched CMOS DRAM sense amplifier yield analysis and optimization, in Proceeding of the PATMOS 2008, pp. 126\u2013135 (2009)","DOI":"10.1007\/978-3-540-95948-9_13"},{"issue":"2","key":"3042_CR8","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/MSSC.2015.2418155","volume":"7","author":"B Razavi","year":"2015","unstructured":"B. Razavi, The StrongARM Latch. IEEE Solid-State Circuits Mag. 7(2), 12\u201317 (2015)","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"12","key":"3042_CR9","doi-asserted-by":"publisher","first-page":"2918","DOI":"10.1109\/TCSII.2020.2993064","volume":"67","author":"RK Siddharth","year":"2020","unstructured":"R.K. Siddharth, Y. Jaya Satyanarayana, Y.B. Nithin Kumar, M.H. Vasantha, E. Bonizzoni, A 1-V, 3-GHz strong-arm latch voltage comparator for high speed applications. IEEE Trans. Circuits Syst. II Express Briefs 67(12), 2918\u20132922 (2020). https:\/\/doi.org\/10.1109\/TCSII.2020.2993064","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"7","key":"3042_CR10","doi-asserted-by":"publisher","first-page":"1148","DOI":"10.1109\/JSSC.2004.829399","volume":"39","author":"B Wicht","year":"2004","unstructured":"B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, Yield and speed optimization of a latch-type voltage sense amplifier. IEEE J. Solid-State Circuits 39(7), 1148\u20131158 (2004). https:\/\/doi.org\/10.1109\/JSSC.2004.829399","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3042_CR11","volume-title":"Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs","author":"B Wicht","year":"2003","unstructured":"B. Wicht, Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs (Springer Verlag, Heidelberg, Germany, 2003)"},{"issue":"8","key":"3042_CR12","doi-asserted-by":"publisher","first-page":"2817","DOI":"10.1109\/TCSI.2019.2909032","volume":"66","author":"H Xu","year":"2019","unstructured":"H. Xu, A.A. Abidi, Analysis and design of regenerative comparators for low offset and noisevol. IEEE Trans. Circuits Syst. I Regul. Pap. 66(8), 2817\u20132830 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3042_CR13","doi-asserted-by":"crossref","unstructured":"M. Yousefirad, M. Yavari, Kick-back noise reduction and offset cancellation technique for dynamic latch comparator, in Proceedings of the 29th Iranian Conference on Electrical Engineering (ICEE), (2021)","DOI":"10.1109\/ICEE52715.2021.9544395"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03042-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03042-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03042-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T21:02:27Z","timestamp":1751403747000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03042-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,19]]},"references-count":13,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2025,7]]}},"alternative-id":["3042"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03042-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3,19]]},"assertion":[{"value":"15 July 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 February 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 February 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 March 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"There are no Conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest (check journal-specific guidelines for which heading to use)"}},{"value":"The author affirms that the submitted work is original, has not been previously published, and is not under consideration for the publication elsewhere. All the coauthors reviewed and agree for the submission.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval and Consent to Participate"}},{"value":"The author confirms the submitted manuscript follows according to the guidelines of the Circuits, Systems, and Signal Processing.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for Publication"}},{"value":"Not applicable","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Materials Availability"}},{"value":"Not applicable","order":6,"name":"Ethics","group":{"name":"EthicsHeading","label":"Code Availability"}}]}}