{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T11:25:00Z","timestamp":1770031500611,"version":"3.49.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T00:00:00Z","timestamp":1745193600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T00:00:00Z","timestamp":1745193600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1007\/s00034-025-03102-z","type":"journal-article","created":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T09:17:21Z","timestamp":1745227041000},"page":"647-663","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of Logic Level Pruning Approximate Arithmetic Circuits Using TIGFET"],"prefix":"10.1007","volume":"45","author":[{"given":"Kattekola","family":"Naresh","sequence":"first","affiliation":[]},{"given":"Y.","family":"Padma Sai","sequence":"additional","affiliation":[]},{"given":"Ch.","family":"Ganesh","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3703-4904","authenticated-orcid":false,"given":"Shubhankar","family":"Majumdar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,4,21]]},"reference":[{"key":"3102_CR1","doi-asserted-by":"crossref","unstructured":"H.A. Almurib, T.N. Kumar, F. Lombardi, Inexact designs for approximate low power addition by cell replacement, in Design. Automation and Test in Europe Conference and Exhibition (DATE)2016, 660\u2013665 (2016)","DOI":"10.3850\/9783981537079_0042"},{"key":"3102_CR2","doi-asserted-by":"crossref","unstructured":"J.A. Arjun and S. Majumdar, Development of approximate compressor based hybrid dadda multiplier for image de-noising applications, in 2019 IEEE 16th India Council International Conference (INDICON), 2019, pp. 1\u20134","DOI":"10.1109\/INDICON47234.2019.9030269"},{"key":"3102_CR3","doi-asserted-by":"crossref","unstructured":"J.-P. Colinge et\u00a0al., FinFETs and Other Multi-gate Transistors. Springer, 2008, vol.\u00a073","DOI":"10.1007\/978-0-387-71752-4"},{"key":"3102_CR4","doi-asserted-by":"crossref","unstructured":"M. De Marchi, D. Sacchetto, S. Frache, J. Zhang, P.-E. Gaillardon, Y. Leblebici, G. De Micheli, Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire fets, In International Electron Devices Meeting. IEEE 2012, 8\u20134 (2012)","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"3102_CR5","doi-asserted-by":"crossref","unstructured":"R. Gauchi, A. Snelgrove, P.-E. Gaillardon, An open-source three-independent-gate fet standard cell library for mixed logic synthesis, in IEEE International Symposium on Circuits and Systems (ISCAS)2022, 273\u2013277 (2022)","DOI":"10.1109\/ISCAS48785.2022.9937590"},{"key":"3102_CR6","doi-asserted-by":"crossref","unstructured":"G. Gore, P. Cadareanu, E. Giacomin, and P.-E. Gaillardon, A predictive process design kit for three-independent-gate field-effect transistors, in 2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC). IEEE, 2019, pp. 172\u2013177","DOI":"10.1109\/VLSI-SoC.2019.8920358"},{"issue":"1","key":"3102_CR7","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1021\/nl203094h","volume":"12","author":"A Heinzig","year":"2012","unstructured":"A. Heinzig, S. Slesazeck, F. Kreupl, T. Mikolajick, W.M. Weber, Reconfigurable silicon nanowire transistors. Nano Lett. 12(1), 119\u2013124 (2012)","journal-title":"Nano Lett."},{"issue":"2","key":"3102_CR8","first-page":"385","volume":"67","author":"CK Jha","year":"2020","unstructured":"C.K. Jha, S.N. Ved, I. Anand, J. Mekie, Energy and error analysis framework for approximate computing in mobile applications. IEEE Trans. Circuits Syst. II: Express Briefs 67(2), 385\u2013389 (2020)","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"2\/3","key":"3102_CR9","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1108\/CW-09-2020-0219","volume":"50","author":"N Kattekola","year":"2024","unstructured":"N. Kattekola, S. Majumdar, A novel design of n-bit approximate comparator for image processing applications. Circuit World 50(2\/3), 257\u2013266 (2024)","journal-title":"Circuit World"},{"issue":"2\/3","key":"3102_CR10","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1108\/CW-09-2020-0220","volume":"50","author":"N Kattekola","year":"2024","unstructured":"N. Kattekola, A. Jawale, P.K. Nath, S. Majumdar, Efficient partial product reduction for image processing application using approximate 4: 2 compressor. Circuit World 50(2\/3), 240\u2013246 (2024)","journal-title":"Circuit World"},{"key":"3102_CR11","doi-asserted-by":"crossref","unstructured":"M. Keyser, R. Gauchi, and P.-E. Gaillardon, An energy-efficient three-independent-gate fet cell library for low-power edge computing, in 2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC), 2022, pp. 1\u20136","DOI":"10.1109\/VLSI-SoC54400.2022.9939636"},{"key":"3102_CR12","doi-asserted-by":"crossref","unstructured":"L. Mathew, Y. Du, S. Kaipat, M. Sadd, M. Zavala, T. Stephens, R. Mora, R. Rai, S. Becker, C. Parker, Multiple independent gate field effect transistor (migfet)-multi-fin rf mixer architecture, three independent gates (migfet-t) operation and temperature characteristics, in Digest of Technical Papers. et al., Symposium on VLSI Technology, 2005. IEEE 2005, 200\u2013201 (2005)","DOI":"10.1109\/.2005.1469267"},{"key":"3102_CR13","doi-asserted-by":"crossref","unstructured":"K. Naresh and S. Majumdar, Applications of the approximate computing on ml architecture, in VLSI and Hardware Implementations Using Modern Machine Learning Methods. CRC Press, 2021, pp. 197\u2013232","DOI":"10.1201\/9781003201038-11"},{"key":"3102_CR14","doi-asserted-by":"crossref","unstructured":"K. Naresh, S. Majumdar, Y.P. Sai, P.R. Sai, Efficient design of artificial neural networks using approximate compressors and multipliers, in IEEE International Symposium on Smart Electronic Systems (iSES). IEEE 2021, 153\u2013156 (2021)","DOI":"10.1109\/iSES52644.2021.00044"},{"key":"3102_CR15","doi-asserted-by":"crossref","unstructured":"S. Rai, J. Trommer, M. Raitza, T. Mikolajick, W.M. Weber, and A. Kumar, Designing efficient circuits based on runtime-reconfigurable field-effect transistors, IEEE Trans. Very Large Scale Integr. Syst., 27(3), 560\u2013572 (2018)","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"3102_CR16","doi-asserted-by":"crossref","unstructured":"S. Sutar, E. Comfort, and J. U. Lee, Graphene pn junctions for electron-optics devices, in 71st Device Research Conference. IEEE, 2013, pp. 149\u2013150","DOI":"10.1109\/DRC.2013.6633837"},{"key":"3102_CR17","doi-asserted-by":"crossref","unstructured":"X. Tang, J. Zhang, P.-E. Gaillardon, G. De Micheli, Tspc flip-flop circuit design with three-independent-gate silicon nanowire fets, in IEEE International Symposium on Circuits and Systems (ISCAS). IEEE 2014, 1660\u20131663 (2014)","DOI":"10.1109\/ISCAS.2014.6865471"},{"key":"3102_CR18","doi-asserted-by":"crossref","unstructured":"J. Trommer, A. Heinzig, T. Baldauf, T. Mikolajick, W.M. Weber, M. Raitza, M. V\u00f6lp, Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits, in Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE 2016, 169\u2013174 (2016)","DOI":"10.3850\/9783981537079_0206"},{"key":"3102_CR19","doi-asserted-by":"crossref","unstructured":"S. Venkatachalam and S.-B. Ko, Design of power and area efficient approximate multipliers, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 25(5), 1782\u20131786 (2017)","DOI":"10.1109\/TVLSI.2016.2643639"},{"key":"3102_CR20","unstructured":"J. Zhang, P.-E. Gaillardon, G. De Micheli, Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire fets, in IEEE International Symposium on Circuits and Systems (ISCAS)2013, 2111\u20132114 (2013)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03102-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03102-z","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03102-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T01:26:30Z","timestamp":1769995590000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03102-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,21]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,1]]}},"alternative-id":["3102"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03102-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4,21]]},"assertion":[{"value":"5 August 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 March 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 March 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 April 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no financial interests that are directly or indirectly related to the work submitted for publication.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}