{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T10:23:49Z","timestamp":1770027829879,"version":"3.49.0"},"reference-count":58,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T00:00:00Z","timestamp":1746230400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T00:00:00Z","timestamp":1746230400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001409","name":"Department of Science and Technology, Ministry of Science and Technology, India","doi-asserted-by":"publisher","award":["SR\/FST\/ET-I\/2022\/973"],"award-info":[{"award-number":["SR\/FST\/ET-I\/2022\/973"]}],"id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","award":["NRF 2022R1F1A1063656"],"award-info":[{"award-number":["NRF 2022R1F1A1063656"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1007\/s00034-025-03133-6","type":"journal-article","created":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T15:20:41Z","timestamp":1746285641000},"page":"322-342","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Work Function Tuning in Strain Induced Double Gated Junctionless Transistor: A Device to Circuit Performance Study for Sub-20nm Nodes"],"prefix":"10.1007","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6766-7027","authenticated-orcid":false,"given":"Tika Ram","family":"Pokhrel","sequence":"first","affiliation":[]},{"given":"Alaaddin","family":"Al-Shidaifat","sequence":"additional","affiliation":[]},{"given":"Hanjung","family":"Song","sequence":"additional","affiliation":[]},{"given":"Alak","family":"Majumder","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,5,3]]},"reference":[{"key":"3133_CR1","doi-asserted-by":"publisher","first-page":"782","DOI":"10.1007\/s10825-013-0483-6","volume":"12","author":"P Bal","year":"2013","unstructured":"P. Bal, M.W. Akram, P.P. Mondal et al., Performance estimation of sub-30 nm junctionless tunnel fet (jltfet). J. Comput. Electron. 12, 782\u2013789 (2013). https:\/\/doi.org\/10.1007\/s10825-013-0483-6","journal-title":"J. Comput. Electron."},{"key":"3133_CR2","doi-asserted-by":"publisher","first-page":"419","DOI":"10.1007\/s12633-020-00823-5","volume":"14","author":"P Banerjee","year":"2020","unstructured":"P. Banerjee, J. Das, Gate work function engineered trigate mosfet with a dual-material bottom gate for biosensing applications: a dielectric-modulation based approach. SILICON 14, 419\u2013428 (2020). https:\/\/doi.org\/10.1007\/s12633-020-00823-5","journal-title":"SILICON"},{"key":"3133_CR3","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1063\/1.1637718","volume":"84","author":"TB Boykin","year":"2003","unstructured":"T.B. Boykin, G. Klimeck, M.A. Eriksson et al., Valley splitting in strained silicon quantum wells. Appl. Phys. Lett. 84, 115\u2013117 (2003)","journal-title":"Appl. Phys. Lett."},{"issue":"104","key":"3133_CR4","first-page":"001","volume":"31","author":"A Chaudhry","year":"2010","unstructured":"A. Chaudhry, J.N. Roy, G. Joshi, Nanoscale strained-si mosfet physics and modeling approaches: a review. J. Semicond. 31(104), 001 (2010)","journal-title":"J. Semicond."},{"key":"3133_CR5","unstructured":"H. B. Chen, Y. C. Wu, C. Y. Chang, et\u00a0al., Performance of gaa poly-si nanosheet (2nm) channel of junctionless transistors with ideal subthreshold slope. In: 2013 Symposium on VLSI Technology, pp T232\u2013T233 (2013)"},{"issue":"12","key":"3133_CR6","doi-asserted-by":"publisher","first-page":"3292","DOI":"10.1109\/TED.2012.2221164","volume":"59","author":"Z Chen","year":"2012","unstructured":"Z. Chen, Y. Xiao, M. Tang et al., Surface-potential-based drain current model for long-channel junctionless double-gate mosfets. IEEE Trans. Electron Devices 59(12), 3292\u20133298 (2012). https:\/\/doi.org\/10.1109\/TED.2012.2221164","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR7","doi-asserted-by":"publisher","first-page":"2345","DOI":"10.1143\/JJAP.41.2345","volume":"41","author":"WY Choi","year":"2002","unstructured":"W.Y. Choi, B.Y. Choi, D.S. Woo et al., Side-gate design optimization of 50 nm mosfets with electrically induced source\/drain. Jpn. J. Appl. Phys. 41, 2345 (2002)","journal-title":"Jpn. J. Appl. Phys."},{"key":"3133_CR8","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1146\/annurev-matsci-082908-145312","volume":"39","author":"MY Chu","year":"2009","unstructured":"M.Y. Chu, Y. Sun, U. Aghoram et al., Strain: a solution for higher carrier mobility in nanoscale mosfets. Annu. Rev. Mater. Res. 39, 203\u2013229 (2009)","journal-title":"Annu. Rev. Mater. Res."},{"key":"3133_CR9","doi-asserted-by":"publisher","unstructured":"J. P. Colinge, C. W. Lee, N. Dehdashti\u00a0Akhavan, et\u00a0al., Junctionless Transistors: Physics and Properties, Springer Berlin Heidelberg, Berlin, Heidelberg, pp 187\u2013200. https:\/\/doi.org\/10.1007\/978-3-642-15868-1_10, (2011)","DOI":"10.1007\/978-3-642-15868-1_10"},{"issue":"4","key":"3133_CR10","doi-asserted-by":"publisher","first-page":"601","DOI":"10.1109\/TED.2006.870876","volume":"53","author":"S De Vusser","year":"2006","unstructured":"S. De Vusser, J. Genoe, P. Heremans, Influence of transistor parameters on the noise margin of organic digital circuits. IEEE Trans. Electron Devices 53(4), 601\u2013610 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR11","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1109\/TED.2005.844788","volume":"52","author":"S Dhar","year":"2005","unstructured":"S. Dhar, H. Kosina, V. Palankovski et al., Electron mobility model for strained-si devices. IEEE Trans. Electron Devices 52, 527\u2013533 (2005)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR12","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1109\/TCSI.2002.808235","volume":"50","author":"SJ Docking","year":"2003","unstructured":"S.J. Docking, M. Sachdev, A method to derive an equation for the oscillation frequency of a ring oscillator. IEEE Trans. Circuits Syst. I-Regular Papers 50, 259\u2013264 (2003)","journal-title":"IEEE Trans. Circuits Syst. I-Regular Papers"},{"issue":"12","key":"3133_CR13","doi-asserted-by":"publisher","first-page":"4219","DOI":"10.1109\/TED.2011.2169266","volume":"58","author":"JP Duarte","year":"2011","unstructured":"J.P. Duarte, S.J. Choi, Y.K. Choi, A full-range drain current model for double-gate junctionless transistors. IEEE Trans. Electron Devices 58(12), 4219\u20134225 (2011). https:\/\/doi.org\/10.1109\/TED.2011.2169266","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR14","doi-asserted-by":"publisher","unstructured":"J. J. Gu, X. W. Wang, H. Wu, et\u00a0al., 20-80nm channel length ingaas gate-all-around nanowire mosfets with eot=1.2nm and lowest ss=63mv\/dec. In: 2012 International Electron Devices Meeting, pp 27.6.1\u201327.6.4, (2012) https:\/\/doi.org\/10.1109\/IEDM.2012.6479117","DOI":"10.1109\/IEDM.2012.6479117"},{"key":"3133_CR15","doi-asserted-by":"publisher","first-page":"1807","DOI":"10.1109\/TED.2013.2256137","volume":"60","author":"MH Han","year":"2013","unstructured":"M.H. Han, C.Y. Chang, H.B. Chen et al., Device and circuit performance estimation of junctionless bulk finfets. IEEE Trans. Electron Devices 60, 1807\u20131813 (2013)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR16","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/LED.2012.2231395","volume":"34","author":"MH Han","year":"2013","unstructured":"M.H. Han, C.Y. Chang, H.B. Chen et al., Performance comparison between bulk and soi junctionless transistors. IEEE Electron Device Lett. 34, 169\u2013171 (2013). https:\/\/doi.org\/10.1109\/LED.2012.2231395","journal-title":"IEEE Electron Device Lett."},{"key":"3133_CR17","unstructured":"C. Hu, Mosfet technology scaling, leakage current, and other topics. Educaci\u00f3n, Berckley University Recuperado a partir de http:\/\/wwwinst eecs berkeley edu\/$$\\sim $$ee130\/sp06\/lecture htm (2006)"},{"key":"3133_CR18","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/TED.2010.2093528","volume":"58","author":"EG Ioannidis","year":"2011","unstructured":"E.G. Ioannidis, A. Tsormpatzoglou, D.H. Tassis et al., Effect of localized interface charge on the threshold voltage of short-channel undoped symmetrical double-gate mosfets. IEEE Trans. Electron Devices 58, 433\u2013440 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR19","doi-asserted-by":"publisher","unstructured":"D.Y. Jeon, S. Park, M. Mouis et al., A new method for the extraction of flat-band voltage and doping concentration in tri-gate junctionless transistors. Solid-State Electronics 81, 113\u2013118 (2013). https:\/\/doi.org\/10.1016\/j.sse.2012.11.011 , https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0038110112003632","DOI":"10.1016\/j.sse.2012.11.011"},{"key":"3133_CR20","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1016\/j.sse.2012.11.011","volume":"81","author":"DY Jeon","year":"2013","unstructured":"D.Y. Jeon, S. Park, M. Mouis et al., A new method for the extraction of flat-band voltage and doping concentration in tri-gate junctionless transistors. Solid-State Electron. 81, 113\u2013118 (2013)","journal-title":"Solid-State Electron."},{"issue":"5","key":"3133_CR21","doi-asserted-by":"publisher","first-page":"1829","DOI":"10.1109\/TUFFC.2022.3158822","volume":"69","author":"MKQ Jooq","year":"2022","unstructured":"M.K.Q. Jooq, M.H. Moaiyeri, A. Al-Shidaifat et al., Ultra-efficient and robust auto-nonvolatile schmitt trigger-based latch design using ferroelectric cntfet technology. IEEE Trans. Ultrason. Ferroelectr. Freq. Control 69(5), 1829\u20131840 (2022). https:\/\/doi.org\/10.1109\/TUFFC.2022.3158822","journal-title":"IEEE Trans. Ultrason. Ferroelectr. Freq. Control"},{"key":"3133_CR22","doi-asserted-by":"publisher","unstructured":"M. K. Q. Jooq, M. R. Azghadi, F. Behbahani, et\u00a0al., High-performance and energy-efficient leaky integrate-and-fire neuron and spike timing-dependent plasticity circuits in 7nm finfet technology. IEEE Access 11:133,451\u2013133,459. (2023) https:\/\/doi.org\/10.1109\/ACCESS.2023.3335387","DOI":"10.1109\/ACCESS.2023.3335387"},{"key":"3133_CR23","doi-asserted-by":"publisher","unstructured":"S. Kaushal, A.K. Rana, Reliable and low power negative capacitance junctionless finfet based 6t sram cell. Integration 88, 313\u2013319 (2023). https:\/\/doi.org\/10.1016\/j.vlsi.2022.10.014, https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0167926022001456","DOI":"10.1016\/j.vlsi.2022.10.014"},{"key":"3133_CR24","doi-asserted-by":"publisher","unstructured":"P. Kumar, S. Singh, N. P. Singh, et\u00a0al., Germanium v\/s silicon gate-all-around junctionless nanowire transistor. In: 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), pp 1\u20135, https:\/\/doi.org\/10.1109\/ICDCSyst.2014.6926133 (2014)","DOI":"10.1109\/ICDCSyst.2014.6926133"},{"key":"3133_CR25","doi-asserted-by":"publisher","first-page":"3078","DOI":"10.1007\/s11664-019-07062-4","volume":"48","author":"A Kumari","year":"2019","unstructured":"A. Kumari, S. Rani, B. Singh, Parameterized comparison of nanotransistors based on cnt and gnr materials: effect of variation in gate oxide thickness and dielectric constant. J. Electron. Mater. 48, 3078\u20133085 (2019)","journal-title":"J. Electron. Mater."},{"key":"3133_CR26","doi-asserted-by":"publisher","unstructured":"C.W. Lee, D. Lederer, A. Afzalian et al., Comparison of contact resistance between accumulation-mode and inversion-mode multigate fets. Solid-State Electronics 52(11), 1815\u20131820 (2008). https:\/\/doi.org\/10.1016\/j.sse.2008.09.006 , https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0038110108003122","DOI":"10.1016\/j.sse.2008.09.006"},{"key":"3133_CR27","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/LED.2011.2171914","volume":"33","author":"HC Lin","year":"2012","unstructured":"H.C. Lin, C.I. Lin, T.Y. Huang, Characteristics of n-type junctionless poly-si thin-film transistors with an ultrathin channel. IEEE Electron Device Lett. 33, 53\u201355 (2012)","journal-title":"IEEE Electron Device Lett."},{"key":"3133_CR28","doi-asserted-by":"publisher","first-page":"6435","DOI":"10.1007\/s12633-021-01417-5","volume":"14","author":"N Mendiratta","year":"2022","unstructured":"N. Mendiratta, SLT, 18nm n-channel and p-channel dopingless asymmetrical junctionless dg-mosfet: Low power cmos based digital and memory applications. SILICON 14, 6435\u20136446 (2022). https:\/\/doi.org\/10.1007\/s12633-021-01417-5","journal-title":"SILICON"},{"key":"3133_CR29","doi-asserted-by":"publisher","unstructured":"A. Nowbahari, A. Roy, L. Marchetti, Junctionless transistors: State-of-the-art. Electronics 9(7). https:\/\/doi.org\/10.3390\/electronics9071174, https:\/\/www.mdpi.com\/2079-9292\/9\/7\/1174 (2020)","DOI":"10.3390\/electronics9071174"},{"key":"3133_CR30","doi-asserted-by":"publisher","unstructured":"C. H. Park, M. D. Ko, K. H. Kim, et\u00a0al., Electrical characteristics of 20-nm junctionless si nanowire transistors. Solid-State Electronics 73:7\u201310. https:\/\/doi.org\/10.1016\/j.sse.2011.11.032, https:\/\/www.sciencedirect.com\/science\/article\/pii\/S003811011100428X (2012)","DOI":"10.1016\/j.sse.2011.11.032"},{"key":"3133_CR31","first-page":"63","volume":"18","author":"T Pesic-Brdanin","year":"2014","unstructured":"T. Pesic-Brdanin, B. Dokic, Strained silicon layer in cmos technology. Electronics 18, 63\u201369 (2014)","journal-title":"Electronics"},{"key":"3133_CR32","doi-asserted-by":"publisher","first-page":"1083","DOI":"10.1016\/j.microrel.2018.06.109","volume":"88","author":"P Pf\u00e4ffli","year":"2018","unstructured":"P. Pf\u00e4ffli, H.Y. Wong, X. Xu et al., Tcad modeling for reliability. Microelectron. Reliab. 88, 1083\u20131089 (2018)","journal-title":"Microelectron. Reliab."},{"key":"3133_CR33","doi-asserted-by":"publisher","first-page":"10,061","DOI":"10.1007\/s12633-022-01661-3","volume":"14","author":"TR Pokhrel","year":"2022","unstructured":"T.R. Pokhrel, A. Majumder, Impact of work function engineering on strained silicon based double gated junction-less transistor. SILICON 14, 10,061-10,069 (2022)","journal-title":"SILICON"},{"key":"3133_CR34","doi-asserted-by":"crossref","unstructured":"T. R. Pokhrel, A. Majumder, Junctionless transistors: Evolution and prospects. In: Nanoscale Semiconductors. CRC Press, p 213\u2013236 (2022)","DOI":"10.1201\/9781003311379-11"},{"key":"3133_CR35","doi-asserted-by":"publisher","unstructured":"T. R. Pokhrel, A. Majumder, Study of power-delay improved logic circuit using strained silicon dg-jlt with variable gate work function. In: 2022 IEEE Region 10 Symposium (TENSYMP), pp 1\u20135, https:\/\/doi.org\/10.1109\/TENSYMP54529.2022.9864448 (2022)","DOI":"10.1109\/TENSYMP54529.2022.9864448"},{"key":"3133_CR36","doi-asserted-by":"publisher","unstructured":"T.R. Pokhrel, A. Majumder, Exploring dual threshold in a double gated tig jlt for a logic application. In: 2024 8th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), pp 1\u20133, https:\/\/doi.org\/10.1109\/EDTM58488.2024.10512147 (2024)","DOI":"10.1109\/EDTM58488.2024.10512147"},{"issue":"10","key":"3133_CR37","doi-asserted-by":"publisher","first-page":"5683","DOI":"10.1007\/s12633-021-01352-5","volume":"14","author":"MD Prakash","year":"2022","unstructured":"M.D. Prakash, B.V. Krsihna, B. Satyanarayana et al., A study of an ultrasensitive label free silicon nanowire fet biosensor for cardiac troponin i detection. SILICON 14(10), 5683\u20135690 (2022)","journal-title":"SILICON"},{"key":"3133_CR38","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1016\/j.aeue.2013.12.008","volume":"68","author":"A Ramazani","year":"2014","unstructured":"A. Ramazani, S. Biabani, G. Hadidi, Cmos ring oscillator with combined delay stages. Aeu-Int. J. Electr. Commun. 68, 515\u2013519 (2014)","journal-title":"Aeu-Int. J. Electr. Commun."},{"issue":"5","key":"3133_CR39","doi-asserted-by":"publisher","first-page":"1088","DOI":"10.1109\/TED.2006.871876","volume":"53","author":"JP Raskin","year":"2006","unstructured":"J.P. Raskin, T.M. Chung, V. Kilchytska et al., Analog\/rf performance of multiple gate soi devices: wideband simulations and characterization. IEEE Trans. Electron Devices 53(5), 1088\u20131095 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR40","doi-asserted-by":"publisher","first-page":"2211","DOI":"10.1007\/s12633-021-01020-8","volume":"14","author":"A Roy","year":"2021","unstructured":"A. Roy, R. Mitra, A.K. Mondal et al., Analog\/rf and power performance analysis of an underlap dg algan\/gan based high-k dielectric mos-hemt. SILICON 14, 2211\u20132218 (2021)","journal-title":"SILICON"},{"key":"3133_CR41","unstructured":"N. Sachdeva, M. Vashishath, P. Bansal, Effect of gate work-function on gate induced drain leakage of mosfets (2018)"},{"key":"3133_CR42","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1049\/joe.2013.0269","volume":"2014","author":"C Sahu","year":"2014","unstructured":"C. Sahu, J. Singh, Device and circuit performance analysis of double gate junctionless transistors at l g = 18 nm. J. Eng. 2014, 105\u2013110 (2014)","journal-title":"J. Eng."},{"key":"3133_CR43","doi-asserted-by":"publisher","first-page":"873","DOI":"10.1016\/j.mejo.2012.06.002","volume":"43","author":"A Sarkar","year":"2012","unstructured":"A. Sarkar, A.K. Das, S. De et al., Effect of gate engineering in double-gate mosfets for analog\/rf applications. Microelectron. J. 43, 873\u2013882 (2012)","journal-title":"Microelectron. J."},{"key":"3133_CR44","doi-asserted-by":"publisher","first-page":"1928","DOI":"10.1109\/TED.2002.804701","volume":"49","author":"M Saxena","year":"2002","unstructured":"M. Saxena, S. Haldar, M. Gupta et al., Physics-based analytical modeling of potential and electrical field distribution in dual material gate (dmg)-mosfet for improved hot electron effect and carrier transport efficiency. IEEE Trans. Electron Devices 49, 1928\u20131938 (2002)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"6","key":"3133_CR45","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/6.591665","volume":"34","author":"R Schaller","year":"1997","unstructured":"R. Schaller, Moore\u2019s law: past, present and future. IEEE Spectr. 34(6), 52\u201359 (1997). https:\/\/doi.org\/10.1109\/6.591665","journal-title":"IEEE Spectr."},{"key":"3133_CR46","doi-asserted-by":"publisher","unstructured":"V.N. Shekhar Verma, S.L. Tripathi, Performance analysis of multi-channel-multi-gate-based junctionless field effect transistor. IETE Journal of Research , 1\u201311 (2023). https:\/\/doi.org\/10.1080\/03772063.2023.2218318","DOI":"10.1080\/03772063.2023.2218318"},{"key":"3133_CR47","doi-asserted-by":"publisher","first-page":"967","DOI":"10.1007\/s10825-018-1166-0","volume":"17","author":"S Singh","year":"2018","unstructured":"S. Singh, A. Raman, A dopingless gate-all-around (gaa) gate-stacked nanowire fet with reduced parametric fluctuation effects. J. Comput. Electron. 17, 967\u2013976 (2018)","journal-title":"J. Comput. Electron."},{"issue":"7","key":"3133_CR48","doi-asserted-by":"publisher","first-page":"3026","DOI":"10.1109\/TED.2018.2816898","volume":"65","author":"S Singh","year":"2018","unstructured":"S. Singh, A. Raman, Gate-all-around charge plasma-based dual material gate-stack nanowire fet for enhanced analog performance. IEEE Trans. Electron Devices 65(7), 3026\u20133032 (2018). https:\/\/doi.org\/10.1109\/TED.2018.2816898","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR49","doi-asserted-by":"publisher","first-page":"492","DOI":"10.1007\/s10825-020-01578-3","volume":"20","author":"SR Suddapalli","year":"2020","unstructured":"S.R. Suddapalli, B.R. Nistala, The analog\/rf performance of a strained-si graded-channel dual-material double-gate mosfet with interface charges. J. Comput. Electron. 20, 492\u2013502 (2020)","journal-title":"J. Comput. Electron."},{"issue":"5","key":"3133_CR50","doi-asserted-by":"publisher","first-page":"2054","DOI":"10.1109\/TED.2017.2679766","volume":"64","author":"PJ Sung","year":"2017","unstructured":"P.J. Sung, T.C. Cho, F.J. Hou et al., High-performance uniaxial tensile strained n-channel jl soi fets and triangular jl bulk finfets for nanoscaled applications. IEEE Trans. Electron Devices 64(5), 2054\u20132060 (2017)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR51","unstructured":"K. Sung-Mo, Cmos digital integrated circuits. In: CMOS Digital Integrated Circuits: Analysis and Deisgn (2003)"},{"key":"3133_CR52","doi-asserted-by":"crossref","unstructured":"G. Thriveni, K. Ghosh, Performance analysis of nanoscale double gate strained silicon mosfet with high k dielectric layers. Materials Research Express 6 (2019)","DOI":"10.1088\/2053-1591\/ab1fca"},{"key":"3133_CR53","doi-asserted-by":"publisher","first-page":"3510","DOI":"10.1109\/TED.2012.2219055","volume":"59","author":"R Trevisoli","year":"2012","unstructured":"R. Trevisoli, R.T. Doria, M. de Souza et al., Surface-potential-based drain current analytical model for triple-gate junctionless nanowire transistors. IEEE Trans. Electron Devices 59, 3510\u20133518 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"3","key":"3133_CR54","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/16.19963","volume":"36","author":"S Veeraraghavan","year":"1989","unstructured":"S. Veeraraghavan, J. Fossum, Short-channel effects in soi mosfets. IEEE Trans. Electron Devices 36(3), 522\u2013528 (1989). https:\/\/doi.org\/10.1109\/16.19963","journal-title":"IEEE Trans. Electron Devices"},{"issue":"4","key":"3133_CR55","doi-asserted-by":"publisher","first-page":"1480","DOI":"10.1109\/TED.2013.2245419","volume":"60","author":"S Venugopalan","year":"2013","unstructured":"S. Venugopalan, M.A. Karim, S. Salahuddin et al., Phenomenological compact model for qm charge centroid in multigate fets. IEEE Trans. Electron Devices 60(4), 1480\u20131484 (2013). https:\/\/doi.org\/10.1109\/TED.2013.2245419","journal-title":"IEEE Trans. Electron Devices"},{"key":"3133_CR56","doi-asserted-by":"crossref","unstructured":"J. Wo\u017any, J. Podgorski, E. Raj, et\u00a0al. Good practices of electrothermal simulation of pn structures using sentaurus tcad. In: 2019 IEEE 15th International Conference on the Experience of Designing and Application of CAD Systems (CADSM), IEEE, pp 1\u20134 (2019)","DOI":"10.1109\/CADSM.2019.8779329"},{"key":"3133_CR57","unstructured":"C. Wu, D. Lin, A. Keshavarzi, et\u00a0al., High performance 22\/20nm finfet cmos devices with advanced high-k\/metal gate scheme. In: 2010 International Electron Devices Meeting, IEEE, pp 27\u20131 (2010)"},{"key":"3133_CR58","doi-asserted-by":"crossref","unstructured":"S. Zhang, W.Y. Yin, Z. J. Huang, Strain optimization in silicon p-type double-gate mosfet at 7nm channel length. 2018 IEEE MTT-S International Conference on Numerical Electromagnetic and Multiphysics Modeling and Optimization (NEMO) pp 1\u20134 (2018)","DOI":"10.1109\/NEMO.2018.8503483"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03133-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03133-6","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03133-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T01:26:32Z","timestamp":1769995592000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03133-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,3]]},"references-count":58,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,1]]}},"alternative-id":["3133"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03133-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5,3]]},"assertion":[{"value":"28 September 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 April 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 April 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 May 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that there is no conflict of interest regarding the publication of this work.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics Approval"}},{"value":"Not applicable","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent to Participate"}},{"value":"We are hereby giving our consent to Springer Nature for publication of this work.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for Publication"}}]}}