{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T11:30:22Z","timestamp":1770031822119,"version":"3.49.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T00:00:00Z","timestamp":1751068800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T00:00:00Z","timestamp":1751068800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/100017850","name":"NXP Semiconductors","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100017850","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1007\/s00034-025-03158-x","type":"journal-article","created":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T10:33:38Z","timestamp":1751106818000},"page":"131-152","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Gradient Minimization in Layout Patterns for Analog Circuits"],"prefix":"10.1007","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3959-1293","authenticated-orcid":false,"given":"Isaac","family":"Bruce","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1884-9753","authenticated-orcid":false,"given":"Michael","family":"Sekyere","sequence":"additional","affiliation":[]},{"given":"Ruohan","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6669-8812","authenticated-orcid":false,"given":"Saeid","family":"Karimpour","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1901-8169","authenticated-orcid":false,"given":"Colin C.","family":"McAndrew","sequence":"additional","affiliation":[]},{"given":"Degang","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,6,28]]},"reference":[{"key":"3158_CR1","doi-asserted-by":"publisher","unstructured":"D. Adjei et al., An improved single-temperature trim technique for 1st order-compensated bandgap references, in 2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS), Tempe, AZ, USA: IEEE, 2023, pp. 59\u201363. https:\/\/doi.org\/10.1109\/MWSCAS57524.2023.10405982","DOI":"10.1109\/MWSCAS57524.2023.10405982"},{"key":"3158_CR2","unstructured":"I. Bruce, K. Bhatheja, D. Chen, Small area, high accuracy sub-radix resistive current mode digital-to-analog converter with novel calibration algorithm."},{"key":"3158_CR3","doi-asserted-by":"publisher","unstructured":"X. Dai, C. He, H. Xing, D. Chen, R. Geiger, An N\/sup order central symmetrical layout pattern for nonlinear gradients cancellation, in 2005 IEEE International Symposium on Circuits and Systems, Kobe, Japan: IEEE, 2005, pp. 4835\u20134838. https:\/\/doi.org\/10.1109\/ISCAS.2005.1465715","DOI":"10.1109\/ISCAS.2005.1465715"},{"key":"3158_CR4","doi-asserted-by":"publisher","unstructured":"H.P. Forghani-zadeh, G.A. Rincon-Mora, Current-sensing techniques for DC-DC converters, in The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002., Tulsa, OK, USA: IEEE, 2002, p. II-577\u2013II-580. https:\/\/doi.org\/10.1109\/MWSCAS.2002.1186927.","DOI":"10.1109\/MWSCAS.2002.1186927"},{"key":"3158_CR5","doi-asserted-by":"publisher","unstructured":"B. Gadogbe, D. Adjei, K. Banahene, R. Geiger, D. Chen, Sub-ppm\/\u00b0C high performance voltage reference, in 2023 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA: IEEE, 2023, pp. 1\u20134. https:\/\/doi.org\/10.1109\/ISCAS46773.2023.10181975.","DOI":"10.1109\/ISCAS46773.2023.10181975"},{"key":"3158_CR6","doi-asserted-by":"publisher","unstructured":"N. Karmokar, M. Madhusudan, A.K. Sharma, R. Harjani, M.P.-H. Lin, S.S. Sapatnekar, Common-centroid layout for active and passive devices: a review and the road ahead, in 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), Taipei, Taiwan: IEEE, 2022, pp. 114\u2013121. https:\/\/doi.org\/10.1109\/ASP-DAC52403.2022.9712576.","DOI":"10.1109\/ASP-DAC52403.2022.9712576"},{"key":"3158_CR7","doi-asserted-by":"publisher","unstructured":"C.-W. Lin, C.-L. Lee, J.-M. Lin, S.-J. Chang, Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits,\u201d in Proceedings of the International Conference on Computer-Aided Design, San Jose California: ACM, Nov. 2012, pp. 635\u2013642. https:\/\/doi.org\/10.1145\/2429384.2429520.","DOI":"10.1145\/2429384.2429520"},{"key":"3158_CR8","doi-asserted-by":"publisher","unstructured":"S. Maji, S. Lee, D.Z. Pan, Analog transistor placement optimization considering nonlinear spatial variations, in 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), Valencia, Spain: IEEE, 2024, pp. 1\u20136. https:\/\/doi.org\/10.23919\/DATE58400.2024.10546584.","DOI":"10.23919\/DATE58400.2024.10546584"},{"key":"3158_CR9","volume-title":"Data Converters","author":"F Maloberti","year":"2007","unstructured":"F. Maloberti, Data Converters (Springer, Dordrecht, 2007)"},{"issue":"1","key":"3158_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCAD.2016.2561970","volume":"36","author":"CC McAndrew","year":"2017","unstructured":"C.C. McAndrew, Layout symmetries: quantification and application to cancel nonlinear process gradients. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(1), 1\u201314 (2017). https:\/\/doi.org\/10.1109\/TCAD.2016.2561970","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"12","key":"3158_CR11","doi-asserted-by":"publisher","first-page":"4359","DOI":"10.1109\/TCAD.2020.2981020","volume":"39","author":"S Mohapatra","year":"2020","unstructured":"S. Mohapatra, N.R. Mohapatra, Gradient error compensation in SC-MDACs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12), 4359\u20134374 (2020). https:\/\/doi.org\/10.1109\/TCAD.2020.2981020","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"3158_CR12","doi-asserted-by":"publisher","first-page":"634","DOI":"10.1109\/16.123489","volume":"39","author":"K Nishinohara","year":"1992","unstructured":"K. Nishinohara, N. Shigyo, T. Wada, Effects of microscopic fluctuations in dopant distributions on MOSFET threshold voltage. IEEE Trans. Electron Devices 39(3), 634\u2013639 (1992). https:\/\/doi.org\/10.1109\/16.123489","journal-title":"IEEE Trans. Electron Devices"},{"issue":"8","key":"3158_CR13","doi-asserted-by":"publisher","first-page":"1487","DOI":"10.1109\/JPROC.2006.879797","volume":"94","author":"M Pedram","year":"2006","unstructured":"M. Pedram, S. Nazarian, Thermal modeling, analysis, and management in VLSI circuits: principles and methods. Proc. IEEE 94(8), 1487\u20131501 (2006). https:\/\/doi.org\/10.1109\/JPROC.2006.879797","journal-title":"Proc. IEEE"},{"key":"3158_CR14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44971-5","volume-title":"Analog-to-Digital Conversion","author":"M Pelgrom","year":"2017","unstructured":"M. Pelgrom, Analog-to-Digital Conversion (Springer, Cham, 2017). https:\/\/doi.org\/10.1007\/978-3-319-44971-5"},{"key":"3158_CR15","doi-asserted-by":"publisher","unstructured":"M.M. Pilipko, M.S. Yenuchenko, First- and second-order gradient compensation with only eight parts per element in unary DACs, in 2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus), St. Petersburg, Moscow, Russia: IEEE, 2021, pp. 158\u2013163. https:\/\/doi.org\/10.1109\/ElConRus51938.2021.9396732.","DOI":"10.1109\/ElConRus51938.2021.9396732"},{"key":"3158_CR16","doi-asserted-by":"publisher","unstructured":"M. Sekyere, E.N. Darko, I. Bruce, E.O. Odion, K. Bhatheja, D. Chen, Ultra-small area, highly linear sub-radix R-2R digital-to-analog converters with novel calibration algorithm, in  2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS), Tempe, AZ, USA, 2023, pp. 604\u2013608. https:\/\/doi.org\/10.1109\/MWSCAS57524.2023.10406079","DOI":"10.1109\/MWSCAS57524.2023.10406079"},{"key":"3158_CR17","doi-asserted-by":"publisher","unstructured":"A.K. Sharma et al., Common-centroid layouts for analog circuits: advantages and limitations, in 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France: IEEE, 2021, pp. 1224\u20131229. https:\/\/doi.org\/10.23919\/DATE51398.2021.9474244.","DOI":"10.23919\/DATE51398.2021.9474244"},{"key":"3158_CR18","doi-asserted-by":"publisher","unstructured":"H.Q. Tay, V.T. Nam, N.H. Duc, B.N. Chau, A current sensing circuit using current-voltage conversion for PMOS-based LDO regulators, in 2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE), Kota Kinabalu, Sabah, Malaysia: IEEE, 2012, pp. 1\u20134. https:\/\/doi.org\/10.1109\/ISCAIE.2012.6482056.","DOI":"10.1109\/ISCAIE.2012.6482056"},{"key":"3158_CR19","doi-asserted-by":"publisher","unstructured":"H.-S. Wong, Y. Taur, Three-dimensional \u2018atomistic\u2019 simulation of discrete random dopant distribution effects in sub-0.1 \u03bcm MOSFET\u2019s, in Proceedings of IEEE International Electron Devices Meeting, Washington, DC, USA: IEEE, 1993, pp. 705\u2013708. https:\/\/doi.org\/10.1109\/IEDM.1993.347215.","DOI":"10.1109\/IEDM.1993.347215"},{"issue":"6","key":"3158_CR20","doi-asserted-by":"publisher","first-page":"2230","DOI":"10.1109\/TCSI.2018.2890412","volume":"66","author":"MS Yenuchenko","year":"2019","unstructured":"M.S. Yenuchenko, A.S. Korotkov, D.V. Morozov, M.M. Pilipko, A switching sequence for unary digital-to-analog converters based on a Knight\u2019s tour. IEEE Trans. Circuits Syst. Regul. Pap. 66(6), 2230\u20132239 (2019). https:\/\/doi.org\/10.1109\/TCSI.2018.2890412","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"issue":"4","key":"3158_CR21","doi-asserted-by":"publisher","first-page":"717","DOI":"10.1109\/TCAD.2017.2729402","volume":"37","author":"T-C Yu","year":"2018","unstructured":"T.-C. Yu, S.-Y. Fang, C.-C. Chen, Y. Sun, P. Chen, Device array layout synthesis with nonlinear gradient compensation for a high-accuracy current-steering DAC. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(4), 717\u2013728 (2018). https:\/\/doi.org\/10.1109\/TCAD.2017.2729402","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"3158_CR22","unstructured":"Analog IC market\u2014size, share & industry growth. Accessed: Mar. 19, 2024. https:\/\/www.mordorintelligence.com\/industry-reports\/analog-integrated-circuit-market."},{"key":"3158_CR23","unstructured":"Electrothermal. Accessed: Apr. 26, 2024. https:\/\/www.cadence.com\/en_US\/home\/tools\/custom-ic-analog-rf-design\/custom-ic-analog-rf-flows\/legato-reliability-solution\/electro-thermal.html"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03158-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03158-x","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03158-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T01:26:33Z","timestamp":1769995593000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03158-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,28]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,1]]}},"alternative-id":["3158"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03158-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,28]]},"assertion":[{"value":"7 January 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 April 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 April 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}