{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T10:23:49Z","timestamp":1770027829844,"version":"3.49.0"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T00:00:00Z","timestamp":1753228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T00:00:00Z","timestamp":1753228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1007\/s00034-025-03242-2","type":"journal-article","created":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T18:25:37Z","timestamp":1753295137000},"page":"393-417","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic Header Switch to Influence Switching Current Profile of an IC Chip"],"prefix":"10.1007","volume":"45","author":[{"given":"Vijay Pratap","family":"Yadav","sequence":"first","affiliation":[]},{"given":"Vipin Kumar","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Ashish Ranjan","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Tika Ram","family":"Pokhrel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4093-5639","authenticated-orcid":false,"given":"Sanjeev Kumar","family":"Metya","sequence":"additional","affiliation":[]},{"given":"Alak","family":"Majumder","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,7,23]]},"reference":[{"key":"3242_CR1","unstructured":"K. Agarwal, H. Deogun, D. Sylvester, et\u00a0al. Power gating with multiple sleep modes, in 7th International Symposium on Quality Electronic Design (ISQED\u201906), (IEEE, 2006), p. 5"},{"issue":"11","key":"3242_CR2","doi-asserted-by":"publisher","first-page":"2120004","DOI":"10.1142\/S0218126621200048","volume":"30","author":"A Bhattacharjee","year":"2021","unstructured":"A. Bhattacharjee, S.N. Pradhan, Nbti-aware power gating design with dynamically varying stress probability control on sleep transistor. J. Circuits Syst. Comput. 30(11), 2120004 (2021)","journal-title":"J. Circuits Syst. Comput."},{"issue":"3","key":"3242_CR3","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1109\/TVLSI.2012.2187689","volume":"21","author":"SH Chen","year":"2012","unstructured":"S.H. Chen, Y.L. Lin, M.C.T. Chao, Power-up sequence control for MTCMOS designs. IEEE Trans. Very Large Scale Integr. VLSI Syst. 21(3), 413\u2013423 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"3242_CR4","doi-asserted-by":"crossref","unstructured":"S. Herbert, D. Marculescu, Analysis of dynamic voltage\/frequency scaling in chip-multiprocessors. In: Proc of the 2007 International Symp on Low Power Electronics and Design, (2007), pp. 38\u201343","DOI":"10.1145\/1283780.1283790"},{"key":"3242_CR5","doi-asserted-by":"crossref","unstructured":"K. Kawasaki, T. Shiota, K. Nakayama, et\u00a0al. A sub-$$\\mu $$s wake-up time power gating technique with bypass power line for rush current support, in 2008 IEEE Symposium on VLSI Circuits, (IEEE, 2008), pp. 146\u2013147","DOI":"10.1109\/VLSIC.2008.4585984"},{"key":"3242_CR6","unstructured":"S. Kim, S.V. Kosonocky, D.R. Knebel, et\u00a0al. Minimizing inductive noise in system-on-a-chip with multiple power gating structures, in ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No. 03EX705), (IEEE, 2003), pp. 635\u2013638"},{"issue":"1","key":"3242_CR7","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/TED.2007.911067","volume":"55","author":"S Kim","year":"2007","unstructured":"S. Kim, C.J. Choi, D.K. Jeong et al., Reducing ground-bounce noise and stabilizing the data-retention voltage of power-gating structures. IEEE Trans. Electron Devices 55(1), 197\u2013205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3242_CR8","doi-asserted-by":"crossref","unstructured":"H.J. Lee, Y. Shin, S. Bae, et\u00a0al. 20 nm high-k metal gate heterogeneous 64-bit quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor, in ISOCC (IEEE, 2015), pp. 145\u2013146","DOI":"10.1109\/ISOCC.2015.7401760"},{"issue":"3","key":"3242_CR9","doi-asserted-by":"publisher","first-page":"1399","DOI":"10.1109\/TED.2017.2656802","volume":"64","author":"S Sankar","year":"2017","unstructured":"S. Sankar, U.S. Kumar, M. Goel et al., Considerations for static energy reduction in digital CMOS ICs using NEMS power gating. IEEE Trans. Electron Devices 64(3), 1399\u20131403 (2017)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"3242_CR10","first-page":"4281","volume":"67","author":"S Sankar","year":"2020","unstructured":"S. Sankar, M. Goel, P.H. Chen et al., Switched-capacitor-assisted power gating for ultra-low standby power in CMOS digital ICS. IEEE Trans. C &S I: Regular Papers 67(12), 4281\u20134294 (2020)","journal-title":"IEEE Trans. C &S I: Regular Papers"},{"key":"3242_CR11","doi-asserted-by":"publisher","first-page":"1151","DOI":"10.1109\/JEDS.2021.3108854","volume":"9","author":"S Sekiguchi","year":"2021","unstructured":"S. Sekiguchi, M.J. Ahn, T. Mizutani et al., Subthreshold swing in silicon gate-all-around nanowire and fully depleted SOI MOSFETs at cryogenic temperature. IEEE J Electron Devices Soc 9, 1151\u20131154 (2021)","journal-title":"IEEE J Electron Devices Soc"},{"issue":"4","key":"3242_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1835420.1835421","volume":"15","author":"Y Shin","year":"2010","unstructured":"Y. Shin, J. Seomun, K.M. Choi et al., Power gating: circuits, design methodologies, and best practice for standard-cell VLSI designs. ACM Trans. Design Autom. Electron. Syst. (TODAES) 15(4), 1\u201337 (2010)","journal-title":"ACM Trans. Design Autom. Electron. Syst. (TODAES)"},{"issue":"8","key":"3242_CR13","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1109\/LSSC.2019.2938897","volume":"2","author":"DS Truesdell","year":"2019","unstructured":"D.S. Truesdell, J. Breiholz, S. Kamineni et al., A 6\u2013140-nw 11 hz\u20138.2-khz DVFS RISC-V microprocessor using scalable dynamic leakage-suppression logic. IEEE Solid-State Circuits Lett. 2(8), 57\u201360 (2019)","journal-title":"IEEE Solid-State Circuits Lett."},{"key":"3242_CR14","doi-asserted-by":"crossref","unstructured":"L. Wei, Z. Chen, M. Johnson, et\u00a0al. Design and optimization of low voltage high performance dual vth CMOS circuits, in Proc of the 35th annual Design Automation Conf (1998), pp. 489\u2013494","DOI":"10.1145\/277044.277179"},{"issue":"11","key":"3242_CR15","doi-asserted-by":"publisher","first-page":"1929","DOI":"10.1109\/TVLSI.2011.2169435","volume":"20","author":"C Yeh","year":"2011","unstructured":"C. Yeh, Y.C. Chen, J.S. Wang, Towards process variation-aware power gating. IEEE Trans. VLSI Syst. 20(11), 1929\u20131937 (2011)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"3242_CR16","doi-asserted-by":"crossref","unstructured":"H. Zamani, D. Tripathy, A. Jahanshahi, et\u00a0al. ICAP: designing inrush current aware power gating switch for GPGPU, in 2021 IEEE International Conference on NAS (IEEE, 2021), pp. 1\u20138","DOI":"10.1109\/NAS51552.2021.9605434"},{"key":"3242_CR17","first-page":"SC1035","volume":"61","author":"F Zhong","year":"2022","unstructured":"F. Zhong, M. Natsui, T. Hanyu, Dynamic activation of power-gating-switch configuration for highly reliable nonvolatile large-scale integrated circuits. Jpn. J. Appl. Phys. 61, SC1035 (2022)","journal-title":"Jpn. J. Appl. Phys."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03242-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03242-2","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03242-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T01:26:34Z","timestamp":1769995594000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03242-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,23]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,1]]}},"alternative-id":["3242"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03242-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7,23]]},"assertion":[{"value":"31 December 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 June 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 July 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that there is no conflict of interest regarding the publication of this work.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics Approval"}},{"value":"Not applicable.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent to Participate"}},{"value":"We are hereby giving our consent to Springer Nature for publication of this work.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for Publication"}}]}}