{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:46:39Z","timestamp":1775069199914,"version":"3.50.1"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:00:00Z","timestamp":1753920000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:00:00Z","timestamp":1753920000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1007\/s00034-025-03263-x","type":"journal-article","created":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T17:29:20Z","timestamp":1753982960000},"page":"9694-9724","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["PAR2DF: Power and Area Efficient Retiming 2D FIR Filter Architecture Using Optimized Multipliers and Adders"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7580-8130","authenticated-orcid":false,"given":"Venkata Krishna","family":"Odugu","sequence":"first","affiliation":[]},{"given":"B. Janardhana","family":"Rao","sequence":"additional","affiliation":[]},{"given":"Gade Harish","family":"Babu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,7,31]]},"reference":[{"issue":"1","key":"3263_CR1","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TMSCS.2017.2695588","volume":"4","author":"M Alawad","year":"2017","unstructured":"M. Alawad, M. Lin, Memory-efficient probabilistic 2-D finite impulse response (FIR) filter. IEEE Trans. Multi-Scale Comput. Syst. 4(1), 69\u201382 (2017)","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"key":"3263_CR2","first-page":"433","volume":"2017","author":"A Arumalla","year":"2018","unstructured":"A. Arumalla, M.L. Makkena, A 2\u00d72 block processing architecture for a two-dimensional FIR filter using scalable recursive convolution. Artif. Intell. Evol. Comput. Eng. Syst. Proc. ICAIECES 2017, 433\u2013440 (2018)","journal-title":"Artif. Intell. Evol. Comput. Eng. Syst. Proc. ICAIECES"},{"issue":"2","key":"3263_CR3","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1109\/TVLSI.2015.2405133","volume":"24","author":"M Bahadori","year":"2015","unstructured":"M. Bahadori, M. Kamal, A. Afzali-Kusha, M. Pedram, High-speed and energy-efficient carry skip adder operating under a wide range of supply voltage levels. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(2), 421\u2013433 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"3263_CR4","doi-asserted-by":"publisher","first-page":"103976","DOI":"10.1016\/j.jvcir.2023.103976","volume":"97","author":"GH Babu","year":"2023","unstructured":"G.H. Babu, V.K. Odugu, N. Venkatram, B. Satish, K. Revathi, B.J. Rao, Development and performance evaluation of enhanced image dehazing method using deep learning networks. J. Vis. Commun. Image Represent. 97, 103976 (2023)","journal-title":"J. Vis. Commun. Image Represent."},{"key":"3263_CR5","doi-asserted-by":"publisher","first-page":"340","DOI":"10.1109\/IRETELC.1962.5407919","volume":"3","author":"OJ Bedrij","year":"1962","unstructured":"O.J. Bedrij, Carry-select adder. IRE Trans. Electron. Comput. 3, 340\u2013346 (1962)","journal-title":"IRE Trans. Electron. Comput."},{"key":"3263_CR6","doi-asserted-by":"publisher","first-page":"4357","DOI":"10.1007\/s00034-019-01044-x","volume":"38","author":"NVVK Boppana","year":"2019","unstructured":"N.V.V.K. Boppana, J. Kommareddy, S. Ren, Low-cost and high-performance 8\u00d78 booth multiplier. Circuits Syst. Signal Process. 38, 4357\u20134368 (2019)","journal-title":"Circuits Syst. Signal Process."},{"key":"3263_CR7","doi-asserted-by":"publisher","first-page":"114842","DOI":"10.1109\/ACCESS.2020.3003684","volume":"8","author":"YJ Chang","year":"2020","unstructured":"Y.J. Chang, Y.C. Cheng, S.C. Liao, C.H. Hsiao, A low power radix-4 booth multiplier with pre-encoded mechanism. IEEE Access 8, 114842\u2013114853 (2020)","journal-title":"IEEE Access"},{"issue":"1","key":"3263_CR8","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1109\/TCSI.2010.2055274","volume":"58","author":"PY Chen","year":"2010","unstructured":"P.Y. Chen, L.D. Van, I.H. Khoo, H.C. Reddy, C.T. Lin, Power-efficient and cost-effective 2-D symmetry filter architectures. IEEE Trans. Circuits Syst. I Regul. Pap. 58(1), 112\u2013125 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"3263_CR9","first-page":"89","volume":"30","author":"ChP Chowdari","year":"2022","unstructured":"Ch.P. Chowdari, J.B. Seventline, Realization of multiplexer logic-based 2-D block FIR filter using distributed arithmetic. Comput. Assist. Methods Eng. Sci. 30(1), 89\u2013103 (2022)","journal-title":"Comput. Assist. Methods Eng. Sci."},{"issue":"2","key":"3263_CR10","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1007\/s10470-021-01853-8","volume":"108","author":"VD Christilda","year":"2021","unstructured":"V.D. Christilda, A. Milton, Speed, power and area efficient 2D FIR digital filter using vedic multiplier with predictor and reusable logic. Analog Integr. Circuits Signal Process. 108(2), 323\u2013333 (2021)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"34","key":"3263_CR11","doi-asserted-by":"publisher","first-page":"80727","DOI":"10.1007\/s11042-024-18784-x","volume":"83","author":"HB Gade","year":"2024","unstructured":"H.B. Gade, V.K. Odugu, N. Venkatram, K. Revathi, Efficient single image-based dehazing technique using convolutional neural networks. Multimed. Tools Appl. 83(34), 80727\u201380749 (2024)","journal-title":"Multimed. Tools Appl."},{"key":"3263_CR12","doi-asserted-by":"publisher","first-page":"1029","DOI":"10.1007\/s10851-022-01111-0","volume":"64","author":"B Janardhana Rao","year":"2022","unstructured":"B. Janardhana Rao, Y. Chakrapani, S. Srinivas Kumar, Video inpainting using advanced homography-based registration method. J. Math. Imaging Vis. 64, 1029\u20131039 (2022)","journal-title":"J. Math. Imaging Vis."},{"issue":"2","key":"3263_CR13","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1007\/s00034-022-02232-y","volume":"42","author":"GK Kumar","year":"2023","unstructured":"G.K. Kumar, R.R. Akurati, V.H.P. Reddy, S. Cheemalakonda, S. Chagarlamudi, S.S. Shaik, Area-, power-, and delay-optimized 2D FIR filter architecture for image processing applications. Circuits Syst. Signal Process. 42(2), 780\u2013800 (2023)","journal-title":"Circuits Syst. Signal Process."},{"key":"3263_CR14","doi-asserted-by":"publisher","first-page":"2934","DOI":"10.1007\/s00034-017-0698-z","volume":"37","author":"P Kumar","year":"2018","unstructured":"P. Kumar, P.C. Shrivastava, M. Tiwari, A. Dhawan, ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic. Circuits Syst. Signal Process. 37, 2934\u20132957 (2018)","journal-title":"Circuits Syst. Signal Process."},{"key":"3263_CR15","first-page":"861","volume":"2018","author":"P Kumar","year":"2020","unstructured":"P. Kumar, P.C. Shrivastava, M. Tiwari, A. Dhawan, Realization of efficient architectures for digital filters: a survey. Adv. VLSI Commun. Signal Process. Select Proc. VCAS 2018, 861\u2013882 (2020)","journal-title":"Signal Process. Select Proc. VCAS"},{"key":"3263_CR16","doi-asserted-by":"publisher","first-page":"1099","DOI":"10.1007\/s00034-018-0897-2","volume":"38","author":"P Kumar","year":"2019","unstructured":"P. Kumar, P.C. Shrivastava, M. Tiwari, G.R. Mishra, High-throughput, area-efficient architecture of 2-D block FIR filter using distributed arithmetic algorithm. Circuits Syst. Signal Process. 38, 1099\u20131113 (2019)","journal-title":"Circuits Syst. Signal Process."},{"issue":"3","key":"3263_CR17","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1109\/TCSI.2009.2023763","volume":"57","author":"SR Kuang","year":"2009","unstructured":"S.R. Kuang, J.P. Wang, Design of power-efficient configurable booth multiplier. IEEE Trans. Circuits Syst. I Regul. Pap. 57(3), 568\u2013580 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"3263_CR18","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/TCSI.2013.2265953","volume":"61","author":"BK Mohanty","year":"2021","unstructured":"B.K. Mohanty, P.K. Meher, S. Al-Maadeed, A. Amira, Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters. IEEE Trans. Circuits Syst. I Regul. Pap. 61(1), 120\u2013133 (2021)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"3263_CR19","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1049\/ip-cdt:19990201","volume":"146","author":"BK Mohanty","year":"1999","unstructured":"B.K. Mohanty, P.K. Meher, High throughput and low-latency implementation of bit-level systolic architecture for 1D and 2D digital filters. IEE Proc. Comput. Digit. Tech. 146(2), 91\u201399 (1999)","journal-title":"IEE Proc. Comput. Digit. Tech."},{"key":"3263_CR20","doi-asserted-by":"crossref","unstructured":"B.K. Mohanty, P.K. Meher, New scan method and pipeline architecture for VLSI implementation of separable 2-D FIR filters without transposition. In: TENCON 2008 IEEE Region 10 Conference, pp. 1\u20135 (2008)","DOI":"10.1109\/TENCON.2008.4766758"},{"key":"3263_CR21","doi-asserted-by":"crossref","unstructured":"B.K. Mohanty, S. Al-Maadeed, A. Amira, Systolic architecture for hardware implementation of two-dimensional non-separable filter-bank. In: 2013 8th IEEE Design and Test Symposium, pp. 1\u20136 (2013)","DOI":"10.1109\/IDT.2013.6727130"},{"issue":"6","key":"3263_CR22","first-page":"418","volume":"61","author":"BK Mohanty","year":"2014","unstructured":"B.K. Mohanty, S.K. Patel, Area\u2013delay\u2013power efficient carry-select adder. IEEE Trans. Circuits Syst. II Express Briefs 61(6), 418\u2013422 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3263_CR23","first-page":"569","volume":"2022","author":"G Nagajyothi","year":"2023","unstructured":"G. Nagajyothi, G.P. Kumar, B.S. Kumar, B.P.D. Kumar, A.K. Damodaram, High-speed low area 2D FIR filter using vedic multiplier. Proc. ICACECS 2022, 569\u2013578 (2023)","journal-title":"Proc. ICACECS"},{"issue":"1","key":"3263_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11045-024-00895-1","volume":"36","author":"VK Odugu","year":"2025","unstructured":"V.K. Odugu et al., Design and implementation of optimized 2D FIR symmetric filter architecture using modified McClellan transformation and CSD-CSE. Multidimens. Syst. Signal Process. 36(1), 1 (2025)","journal-title":"Multidimens. Syst. Signal Process."},{"key":"3263_CR25","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1016\/j.vlsi.2022.01.004","volume":"84","author":"VK Odugu","year":"2022","unstructured":"V.K. Odugu, C.V. Narasimhulu, K.S. Prasad, A novel filter-bank architecture of 2D-FIR symmetry filters using LUT-based multipliers. Integration 84, 12\u201325 (2022)","journal-title":"Integration"},{"issue":"3","key":"3263_CR26","first-page":"583","volume":"18","author":"VK Odugu","year":"2022","unstructured":"V.K. Odugu, C.V. Narasimhulu, K.S. Prasad, Implementation of low power generic 2D FIR filter bank architecture using memory-based multipliers. J. Mob. Multimed. 18(3), 583\u2013602 (2022)","journal-title":"J. Mob. Multimed."},{"key":"3263_CR27","doi-asserted-by":"crossref","unstructured":"V.K. Odugu et al., Efficient VLSI architectures of multimode 2D FIR filter bank using distributed arithmetic methodology. In: The International Conference on Soft Computing and Signal Processing, pp. 243\u2013253 (2023)","DOI":"10.1007\/978-981-99-8451-0_21"},{"key":"3263_CR28","doi-asserted-by":"publisher","first-page":"101014","DOI":"10.1016\/j.prime.2025.101014","volume":"12","author":"VK Odugu","year":"2025","unstructured":"V.K. Odugu, H.B. Gade, C.V. Narasimhulu, VLSI design of symmetric two-dimensional finite impulse response filter architecture using approximate circuits and parallel processing. e-Prime Adv. Electr. Eng. Electron. Energy 12, 101014 (2025)","journal-title":"e-Prime Adv. Electr. Eng. Electron. Energy"},{"issue":"11","key":"3263_CR29","doi-asserted-by":"publisher","first-page":"3653","DOI":"10.1002\/cta.3114","volume":"49","author":"VK Odugu","year":"2021","unstructured":"V.K. Odugu, K.S. Prasad, An efficient VLSI architecture of 2-D finite impulse response filter using enhanced approximate compressor circuits. Int. J. Circuit Theory Appl. 49(11), 3653\u20133668 (2021)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"3263_CR30","doi-asserted-by":"publisher","first-page":"109564","DOI":"10.1016\/j.compeleceng.2024.109564","volume":"119","author":"VK Odugu","year":"2024","unstructured":"V.K. Odugu, H.B. Gade, A.R. Uppala, Higher order and optimized symmetric 2D FIR filter design and hardware architecture implementation using CSD-CSE. Comput. Electr. Eng. 119, 109564 (2024)","journal-title":"Comput. Electr. Eng."},{"key":"3263_CR31","doi-asserted-by":"publisher","first-page":"103113","DOI":"10.1016\/j.micpro.2020.103113","volume":"76","author":"TV Padmavathy","year":"2020","unstructured":"T.V. Padmavathy, S. Saravanan, M.N. Vimalkumar, Partial product addition in vedic design-ripple carry adder design FIR filter architecture for ECG signal de-noising application. Microprocess. Microsyst. 76, 103113 (2020)","journal-title":"Microprocess. Microsyst."},{"issue":"7","key":"3263_CR32","doi-asserted-by":"publisher","first-page":"1007","DOI":"10.1049\/iet-cds.2019.0130","volume":"13","author":"P Patali","year":"2019","unstructured":"P. Patali, S.T.K. Kassim, High throughput FIR filter architectures using retiming and modified CSLA-based adders. IET Circuits Devices Syst. 13(7), 1007\u20131017 (2019)","journal-title":"IET Circuits Devices Syst."},{"key":"3263_CR33","doi-asserted-by":"publisher","first-page":"104701","DOI":"10.1016\/j.mejo.2020.104701","volume":"96","author":"P Patali","year":"2020","unstructured":"P. Patali, S.T.K. Kassim, Efficient modular hybrid adders and radix-4 booth multipliers for DSP applications. Microelectron. J. 96, 104701 (2020)","journal-title":"Microelectron. J."},{"key":"3263_CR34","doi-asserted-by":"publisher","first-page":"1182","DOI":"10.12688\/f1000research.126067.1","volume":"12","author":"ChP Pratyusha","year":"2023","unstructured":"Ch.P. Pratyusha, J.B. Seventline, Implementation of distributed arithmetic-based symmetrical 2-D block finite impulse response filter architectures. F1000Research 12, 1182 (2023)","journal-title":"F1000Research"},{"key":"3263_CR35","doi-asserted-by":"crossref","unstructured":"N.S. Rai, P. Shree, Y.P. Meghana, A.P. Chavan, H.V.R. Aradhya, Design and implementation of 16 tap FIR filter for DSP applications. In: 2018 2nd International Conference on Advancement in Computation & Computer Technologies. (ICAECC), IEEE, pp. 1\u20135 (2018)","DOI":"10.1109\/ICAECC.2018.8479480"},{"key":"3263_CR36","doi-asserted-by":"publisher","first-page":"109301","DOI":"10.1016\/j.compeleceng.2024.109301","volume":"118","author":"VS Reddy","year":"2024","unstructured":"V.S. Reddy, A.V. Juliet, E.R. Thuraka, V.K. Odugu, Implementation of block-based diagonal and quadrantal symmetry type 2D-FIR filter architectures using DA technique. Comput. Electr. Eng. 118, 109301 (2024)","journal-title":"Comput. Electr. Eng."},{"key":"3263_CR37","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11045-024-00885-3","volume":"35","author":"VS Reddy","year":"2024","unstructured":"V.S. Reddy, A.V. Juliet, E.R. Thuraka, V.K. Odugu, Design and implementation of power and area efficient architectures of circular symmetry 2-D FIR filters using CSOA-based CSD. Multidimens. Syst. Signal Process. 35, 1\u201327 (2024)","journal-title":"Multidimens. Syst. Signal Process."},{"key":"3263_CR38","doi-asserted-by":"crossref","unstructured":"S. Sarangi, B. Baas, DeepScaleTool: a tool for the accurate estimation of technology scaling in the deep-submicron era. In: 2021 The IEEE International Symposium on Circuits and Systems. (ISCAS), pp. 1\u20135 (2021)","DOI":"10.1109\/ISCAS51556.2021.9401196"},{"key":"3263_CR39","doi-asserted-by":"publisher","first-page":"1458","DOI":"10.1007\/s00034-020-01539-y","volume":"40","author":"PC Shrivastava","year":"2021","unstructured":"P.C. Shrivastava, P. Kumar, M. Tiwari, A. Dhawan, Efficient architecture for the realization of 2-D adaptive FIR filter using distributed arithmetic. Circuits Syst. Signal Process. 40, 1458\u20131478 (2021)","journal-title":"Circuits Syst. Signal Process."},{"key":"3263_CR40","doi-asserted-by":"crossref","unstructured":"P.C. Shrivastava, P. Kumar, M. Tiwari, A. Dhawan, A brief survey on hardware realization of two-dimensional adaptive filters. Adv. VLSI Commun. Signal Process. Select Proc. VCAS, 787\u2013796 (2020).","DOI":"10.1007\/978-981-32-9775-3_71"},{"issue":"4","key":"3263_CR41","doi-asserted-by":"publisher","first-page":"3684","DOI":"10.11591\/ijece.v12i4.pp3684-3691","volume":"12","author":"TC Singh","year":"2022","unstructured":"T.C. Singh, M. Kumar, Design and implementation of two-dimensional digital finite impulse response filter using very high-speed integrated circuit hardware description language. Int. J. Electr. Comput. Eng. (IJECE) 12(4), 3684 (2022)","journal-title":"Int. J. Electr. Comput. Eng. (IJECE)"},{"key":"3263_CR42","doi-asserted-by":"crossref","unstructured":"T.C. Singh, M. Kumar, Design and implementation of two-dimensional pipelined & parallel FIR filter architectures. Res. Sq. (2022)","DOI":"10.21203\/rs.3.rs-1678777\/v1"},{"issue":"20","key":"3263_CR43","first-page":"16101","volume":"10","author":"R Sudhashree","year":"2015","unstructured":"R. Sudhashree, N. Muthukumaran, Analysis of low complexity memory footprint reduction for delay and area efficient realization of 2D FIR filters. Int. J. Appl. Eng. Res. 10(20), 16101\u201316105 (2015)","journal-title":"Int. J. Appl. Eng. Res."},{"issue":"3","key":"3263_CR44","first-page":"385","volume":"7","author":"H Tavakolaee","year":"2019","unstructured":"H. Tavakolaee, Gh. Ardeshir, Y. Baleghi, Fast mux-based adder with low delay and low PDP. J. AI Data Min. 7(3), 385\u2013392 (2019)","journal-title":"J. AI Data Min."},{"issue":"2","key":"3263_CR45","first-page":"56","volume":"14","author":"K Vijetha","year":"2023","unstructured":"K. Vijetha, B.R. Naik, High-speed, low area architecture of 2-D block FIR filter using DA. J. Eng. Sci. 14(2), 56\u201359 (2023)","journal-title":"J. Eng. Sci."},{"issue":"6","key":"3263_CR46","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1049\/el.2017.3996","volume":"54","author":"H Xue","year":"2018","unstructured":"H. Xue, R. Patel, N.V.V.K. Boppana, S. Ren, Low-power-delay-product radix-4 8\u00d78 booth multiplier in CMOS. Electron. Lett. 54(6), 344\u2013346 (2018)","journal-title":"Electron. Lett."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03263-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03263-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03263-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T03:29:06Z","timestamp":1764473346000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03263-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,31]]},"references-count":46,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025,12]]}},"alternative-id":["3263"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03263-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7,31]]},"assertion":[{"value":"8 August 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 July 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 July 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 July 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}