{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T04:09:46Z","timestamp":1764475786504,"version":"3.46.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:00:00Z","timestamp":1753920000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:00:00Z","timestamp":1753920000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1007\/s00034-025-03270-y","type":"journal-article","created":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T17:29:25Z","timestamp":1753982965000},"page":"9725-9738","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of Floating-Point Adder Architecture with Multi-mode Capability"],"prefix":"10.1007","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1231-5128","authenticated-orcid":false,"given":"Thiruvenkadam","family":"Krishnan","sequence":"first","affiliation":[]},{"given":"Saravanan","family":"Subramanian","sequence":"additional","affiliation":[]},{"given":"Parthibaraj","family":"Anguraj","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,7,31]]},"reference":[{"key":"3270_CR1","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2023.100442","volume":"36","author":"SS Ahmadpour","year":"2023","unstructured":"S.S. Ahmadpour, N.J. Navimipour, M. Mosleh, A.N. Bahar, S. Yalcin, A nano-scale n-bit ripple carry adder using an optimized XOR gate and quantum-dots technology with diminished cells and power dissipation. Nano Commun. Netw. 36, 100442 (2023). https:\/\/doi.org\/10.1016\/j.nancom.2023.100442","journal-title":"Nano Commun. Netw."},{"key":"3270_CR2","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2024.109263","volume":"117","author":"SS Ahmadpour","year":"2024","unstructured":"S.S. Ahmadpour, M. Noorallahzadeh, H. Al-Khafaji et al., A new energy-efficient design for quantum-based multiplier for nano-scale devices in internet of things. Comput. Electr. Eng. 117, 109263 (2024). https:\/\/doi.org\/10.1016\/j.compeleceng.2024.109263","journal-title":"Comput. Electr. Eng."},{"issue":"12","key":"3270_CR3","doi-asserted-by":"publisher","first-page":"1129","DOI":"10.1016\/j.sysarc.2008.05.004","volume":"54","author":"A Akka\u015f","year":"2008","unstructured":"A. Akka\u015f, Dual-mode floating-point adder architectures. J. Syst. Architect. 54(12), 1129\u20131142 (2008). https:\/\/doi.org\/10.1016\/j.sysarc.2008.05.004","journal-title":"J. Syst. Architect."},{"key":"3270_CR4","doi-asserted-by":"publisher","unstructured":"A. Akkas, Dual-Mode Quadruple Precision Floating-Point Adder, in 9th EUROMICRO Conference on Digital System Design (DSD\u201906), pp. 211\u2013220 (2006). https:\/\/doi.org\/10.1109\/dsd.2006.47","DOI":"10.1109\/dsd.2006.47"},{"key":"3270_CR5","doi-asserted-by":"publisher","unstructured":"A. Akkas, M.J. Schulte, A quadruple precision and dual double precision floating-point multiplier. in Euromicro Symposium on Digital System Design, 2003, Proceedings, pp. 76\u201381 (2003). https:\/\/doi.org\/10.1109\/dsd.2003.1231903","DOI":"10.1109\/dsd.2003.1231903"},{"issue":"10","key":"3270_CR6","doi-asserted-by":"publisher","first-page":"549","DOI":"10.1016\/j.sysarc.2006.03.002","volume":"52","author":"A Akka\u015f","year":"2006","unstructured":"A. Akka\u015f, M.J. Schulte, Dual-mode floating-point multiplier architectures with parallel operations. J. Syst. Architect. 52(10), 549\u2013562 (2006). https:\/\/doi.org\/10.1016\/j.sysarc.2006.03.002","journal-title":"J. Syst. Architect."},{"key":"3270_CR7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2023.104925","volume":"102","author":"P Anguraj","year":"2023","unstructured":"P. Anguraj, T. Krishnan, Design and realization of area-efficient approximate multiplier structures for image processing applications. Microprocess. Microsyst. 102, 104925 (2023). https:\/\/doi.org\/10.1016\/j.micpro.2023.104925","journal-title":"Microprocess. Microsyst."},{"issue":"3","key":"3270_CR8","doi-asserted-by":"publisher","first-page":"683","DOI":"10.1007\/s10470-020-01781-z","volume":"107","author":"P Anguraj","year":"2021","unstructured":"P. Anguraj, T. Krishnan, Design and implementation of modified BCD digit multiplier for digit-by-digit decimal multiplier. Analog Integr. Circ. Sig. Process 107(3), 683\u2013694 (2021). https:\/\/doi.org\/10.1007\/s10470-020-01781-z","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"20","key":"3270_CR9","doi-asserted-by":"publisher","first-page":"10106","DOI":"10.1016\/j.amc.2012.03.087","volume":"218","author":"DH Bailey","year":"2012","unstructured":"D.H. Bailey, R. Barrio, J.M. Borwein, High-precision computation: mathematical physics and dynamics. Appl. Math. Comput. 218(20), 10106\u201310121 (2012). https:\/\/doi.org\/10.1016\/j.amc.2012.03.087","journal-title":"Appl. Math. Comput."},{"issue":"11","key":"3270_CR10","doi-asserted-by":"publisher","first-page":"2033","DOI":"10.1109\/tvlsi.2010.2072996","volume":"19","author":"YJ Chong","year":"2011","unstructured":"Y.J. Chong, S. Parameswaran, Configurable multimode embedded floating-point units for FPGAs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(11), 2033\u20132044 (2011). https:\/\/doi.org\/10.1109\/tvlsi.2010.2072996","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"3270_CR11","doi-asserted-by":"publisher","first-page":"878","DOI":"10.1016\/j.procs.2011.04.093","volume":"4","author":"H Daisaka","year":"2011","unstructured":"H. Daisaka, N. Nakasato, J. Makino, F. Yuasa, T. Ishikawa, GRAPE-MP: an SIMD accelerator board for multi-precision arithmetic. Procedia Comput. Sci. 4, 878\u2013887 (2011). https:\/\/doi.org\/10.1016\/j.procs.2011.04.093","journal-title":"Procedia Comput. Sci."},{"issue":"1","key":"3270_CR12","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1016\/j.nima.2005.11.140","volume":"559","author":"F de Dinechin","year":"2006","unstructured":"F. de Dinechin, G. Villard, High precision numerical accuracy in physics research. Nucl. Instrum. Methods Phys. Res., Sect. A 559(1), 207\u2013210 (2006). https:\/\/doi.org\/10.1016\/j.nima.2005.11.140","journal-title":"Nucl. Instrum. Methods Phys. Res., Sect. A"},{"issue":"2","key":"3270_CR13","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1016\/s0167-9260(00)00006-7","volume":"29","author":"G Even","year":"2000","unstructured":"G. Even, S.M. Mueller, P.M. Seidel, A dual precision IEEE floating-point multiplier. Integr. 29(2), 167\u2013180 (2000). https:\/\/doi.org\/10.1016\/s0167-9260(00)00006-7","journal-title":"Integr."},{"key":"3270_CR14","doi-asserted-by":"publisher","unstructured":"K.R. Gillam, K.R. Jones, Design and architecture for a multi-mode pipelined, floating-point adder, in Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991, pp. 73\u201376 (1991). https:\/\/doi.org\/10.1109\/naecon.1991.165725","DOI":"10.1109\/naecon.1991.165725"},{"key":"3270_CR15","doi-asserted-by":"publisher","unstructured":"L. Huang, L. Shen, K. Dai, Z. Wang, A new architecture for multiple-precision floating-point multiply-add fused unit design, in 18th IEEE Symposium on Computer Arithmetic (ARITH \u201907), pp. 69\u201376 (2007). https:\/\/doi.org\/10.1109\/arith.2007.5","DOI":"10.1109\/arith.2007.5"},{"key":"3270_CR16","doi-asserted-by":"publisher","unstructured":"IEEE Standard for Binary Floating-Point Arithmetic, https:\/\/doi.org\/10.1109\/ieeestd.1985.82928","DOI":"10.1109\/ieeestd.1985.82928"},{"issue":"7","key":"3270_CR17","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/tcsii.2014.2327314","volume":"61","author":"MK Jaiswal","year":"2014","unstructured":"M.K. Jaiswal, R. Cheung, M. Balakrishnan, K. Paul, Unified architecture for double\/two-parallel single precision floating point adder. IEEE Trans. Circuits Syst. II Express Briefs 61(7), 521\u2013525 (2014). https:\/\/doi.org\/10.1109\/tcsii.2014.2327314","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"8","key":"3270_CR18","doi-asserted-by":"publisher","first-page":"2079","DOI":"10.1109\/tcsi.2015.2452351","volume":"62","author":"MK Jaiswal","year":"2015","unstructured":"M.K. Jaiswal, B. Varma, H.K.-H. So, M. Balakrishnan, K. Paul, R. Cheung, Configurable architectures for multi-mode floating point adders. IEEE Trans. Circuits Syst. I Regul. Pap. 62(8), 2079\u20132090 (2015). https:\/\/doi.org\/10.1109\/tcsi.2015.2452351","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3270_CR19","doi-asserted-by":"publisher","first-page":"117249","DOI":"10.1016\/j.mseb.2024.117249","volume":"302","author":"S Kassa","year":"2024","unstructured":"S. Kassa, S.S. Ahmadpour, V. Lamba, N. Kumar Misra, N. Jafari Navimipour, K. Kotecha, A cost- and energy-efficient SRAM design based on a new 5 i-p majority gate in QCA nanotechnology. Mater. Sci. Eng., B 302, 117249 (2024). https:\/\/doi.org\/10.1016\/j.mseb.2024.117249","journal-title":"Mater. Sci. Eng., B"},{"issue":"8","key":"3270_CR20","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1140\/epjp\/s13360-023-04369-4","volume":"138","author":"S Kassa","year":"2023","unstructured":"S. Kassa, N.K. Misra, S.S. Ahmadpour, V. Lamba, N. Vadthiya, A novel design of coplanar 8-bit ripple carry adder using field-coupled quantum-dot cellular automata nanotechnology. Eur. Phys. J. Plus 138(8), 731 (2023). https:\/\/doi.org\/10.1140\/epjp\/s13360-023-04369-4","journal-title":"Eur. Phys. J. Plus"},{"key":"3270_CR21","doi-asserted-by":"publisher","unstructured":"T. Krishnan, P. Anguraj, Design of area efficient unified binary\/decimal adder\/subtractor using triple carry based prefix adder, in 2022 8th International Conference on Advanced Computing and Communication Systems (ICACCS), pp. 1720\u20131725 (2022). https:\/\/doi.org\/10.1109\/icaccs54159.2022.9785045","DOI":"10.1109\/icaccs54159.2022.9785045"},{"key":"3270_CR22","doi-asserted-by":"publisher","unstructured":"T. Lang, J.D. Bruguera, Floating-point fused multiply-add with reduced latency, in Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors, (2005), pp. 145\u2013150. https:\/\/doi.org\/10.1109\/iccd.2002.1106762","DOI":"10.1109\/iccd.2002.1106762"},{"key":"3270_CR23","doi-asserted-by":"publisher","unstructured":"K. Manolopoulos, D. Reisis, V.A. Chouliaras, An efficient multiple precision floating-point multiplier, in 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, (2011). https:\/\/doi.org\/10.1109\/icecs.2011.6122237","DOI":"10.1109\/icecs.2011.6122237"},{"issue":"6","key":"3270_CR24","doi-asserted-by":"publisher","first-page":"1531","DOI":"10.1109\/tc.2024.3371783","volume":"73","author":"M Mikaitis","year":"2024","unstructured":"M. Mikaitis, Monotonicity of multi-term floating-point adders. IEEE Trans. Comput. 73(6), 1531\u20131543 (2024). https:\/\/doi.org\/10.1109\/tc.2024.3371783","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"3270_CR25","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1007\/s11227-023-05491-x","volume":"80","author":"NJ Navimipour","year":"2023","unstructured":"N.J. Navimipour, S.S. Ahmadpour, S. Yalcin, A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots. J. Supercomput. 80(1), 395\u2013412 (2023). https:\/\/doi.org\/10.1007\/s11227-023-05491-x","journal-title":"J. Supercomput."},{"key":"3270_CR26","doi-asserted-by":"publisher","first-page":"117161","DOI":"10.1016\/j.mseb.2023.117161","volume":"301","author":"K Negahdar","year":"2024","unstructured":"K. Negahdar, M. Mosleh, S.S. Ahmadpour, N.J. Navimipour, A. Shahrbanoonezhad, Toward implementing robust quantum logic circuits using effectual fault-tolerant majority voter gate. Mater. Sci. Eng., B 301, 117161 (2024). https:\/\/doi.org\/10.1016\/j.mseb.2023.117161","journal-title":"Mater. Sci. Eng., B"},{"key":"3270_CR27","doi-asserted-by":"publisher","unstructured":"M.M. Ozbilen, M. Gok, A multi-precision floating-point adder, in 2008 Ph.D. Research in Microelectronics and Electronics, pp. 117\u2013120 (2008). https:\/\/doi.org\/10.1109\/rme.2008.4595739","DOI":"10.1109\/rme.2008.4595739"},{"issue":"10","key":"3270_CR28","doi-asserted-by":"publisher","first-page":"2842","DOI":"10.1109\/tcsi.2014.2333680","volume":"61","author":"J Sohn","year":"2014","unstructured":"J. Sohn, E.E. Swartzlander, A fused floating-point three-term adder. IEEE Trans. Circuits Syst. I Regul. Pap. 61(10), 2842\u20132850 (2014). https:\/\/doi.org\/10.1109\/tcsi.2014.2333680","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"3270_CR29","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/tc.2008.203","volume":"58","author":"D Tan","year":"2009","unstructured":"D. Tan, C.E. Lemonds, M.J. Schulte, Low-power multiple-precision iterative floating-point multiplier with SIMD support. IEEE Trans. Comput. 58(2), 175\u2013187 (2009). https:\/\/doi.org\/10.1109\/tc.2008.203","journal-title":"IEEE Trans. Comput."},{"key":"3270_CR30","doi-asserted-by":"publisher","unstructured":"Y. Tao, G. Deyuan, F. Xiaoya, R. Xianglong, Three-operand floating-point adder, in 2012 IEEE 12th International Conference on Computer and Information Technology, pp. 192\u2013196 (2012). https:\/\/doi.org\/10.1109\/cit.2012.58","DOI":"10.1109\/cit.2012.58"},{"key":"3270_CR31","doi-asserted-by":"publisher","unstructured":"A.F. Tenca, Multi-operand floating-point addition, in 2009 19th IEEE Symposium on Computer Arithmetic, pp. 161\u2013168 (2009). https:\/\/doi.org\/10.1109\/arith.2009.27","DOI":"10.1109\/arith.2009.27"},{"issue":"1","key":"3270_CR32","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/s00034-018-0848-y","volume":"38","author":"K Thiruvenkadam","year":"2018","unstructured":"K. Thiruvenkadam, J. Ramesh, A.S. Pillai, Area-efficient dual-mode fused floating-point three-term adder. Circuits Syst. Signal Process. 38(1), 173\u2013190 (2018). https:\/\/doi.org\/10.1007\/s00034-018-0848-y","journal-title":"Circuits Syst. Signal Process."},{"key":"3270_CR33","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1016\/j.micpro.2016.06.006","volume":"45","author":"K Thiruvenkadam","year":"2016","unstructured":"K. Thiruvenkadam, J. Ramesh, V. Kalaiyarasi, An area efficient multi-mode quadruple precision floating point adder. Microprocess. Microsyst. 45, 310\u2013323 (2016). https:\/\/doi.org\/10.1016\/j.micpro.2016.06.006","journal-title":"Microprocess. Microsyst."},{"issue":"2","key":"3270_CR34","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1109\/tbcas.2023.3327496","volume":"18","author":"Y Zuo","year":"2024","unstructured":"Y. Zuo, N. Ning, G.C. Qiao et al., Floating-point approximation enabling cost-effective and high-precision digital implementation of fitzHugh-nagumo neural networks. IEEE Trans. Biomed. Circuits Syst. 18(2), 347\u2013360 (2024). https:\/\/doi.org\/10.1109\/tbcas.2023.3327496","journal-title":"IEEE Trans. Biomed. Circuits Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03270-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03270-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03270-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T03:29:03Z","timestamp":1764473343000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03270-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,31]]},"references-count":34,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025,12]]}},"alternative-id":["3270"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03270-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2025,7,31]]},"assertion":[{"value":"9 January 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 July 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 July 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 July 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"I certify that there is no actual or potential Conflict of interest in this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}