{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T04:09:47Z","timestamp":1764475787003,"version":"3.46.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:00:00Z","timestamp":1753920000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:00:00Z","timestamp":1753920000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1007\/s00034-025-03273-9","type":"journal-article","created":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T17:29:04Z","timestamp":1753982944000},"page":"8941-8966","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Multi-mode Power Gating to Reduce Current Ramp of Logic Circuit"],"prefix":"10.1007","volume":"44","author":[{"given":"Vijay Pratap","family":"Yadav","sequence":"first","affiliation":[]},{"given":"Vipin Kumar","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Sanjeev Kumar","family":"Metya","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4775-8591","authenticated-orcid":false,"given":"Alak","family":"Majumder","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,7,31]]},"reference":[{"unstructured":"K. Agarwal, H. Deogun, D. Sylvester, et\u00a0al. Power gating with multiple sleep modes, in 7th International Symposium on Quality Electronic Design (ISQED\u201906). (IEEE, 2006), p. 5","key":"3273_CR1"},{"key":"3273_CR2","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1109\/LSSC.2022.3203693","volume":"5","author":"J Basu","year":"2022","unstructured":"J. Basu, K. Ali, L. Lin et al., Picowatt-power analog gain stages in super-cutoff region with purely-harvested demonstration. IEEE Solid-State Circuits Lett. 5, 226\u2013229 (2022)","journal-title":"IEEE Solid-State Circuits Lett."},{"issue":"6","key":"3273_CR3","doi-asserted-by":"publisher","first-page":"1704","DOI":"10.1109\/TCAD.2021.3099438","volume":"41","author":"P Bhattacharjee","year":"2021","unstructured":"P. Bhattacharjee, P. Rana, B.K. Bhattacharyya et al., Clock-gated variable frequency signaling to alleviate power supply noise in a packaged IC. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(6), 1704\u20131715 (2021)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"10","key":"3273_CR4","doi-asserted-by":"publisher","first-page":"1718","DOI":"10.1109\/JPROC.2010.2057230","volume":"98","author":"S Ghosh","year":"2010","unstructured":"S. Ghosh, K. Roy, Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era. Proc. IEEE 98(10), 1718\u20131751 (2010)","journal-title":"Proc. IEEE"},{"issue":"12","key":"3273_CR5","doi-asserted-by":"publisher","first-page":"4761","DOI":"10.1109\/TCSI.2020.3024601","volume":"67","author":"A Jafari","year":"2020","unstructured":"A. Jafari, M. Raji, B. Ghavami, Timing reliability improvement of master-slave flip-flops in the presence of aging effects. IEEE Trans. Circuits Syst. I Regul. Pap. 67(12), 4761\u20134773 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"7","key":"3273_CR6","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/4.848210","volume":"35","author":"JT Kao","year":"2000","unstructured":"J.T. Kao, A.P. Chandrakasan, Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circuits 35(7), 1009\u20131018 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"S. Kim, S.V. Kosonocky, D.R. Knebel, Understanding and minimizing ground bounce during mode transition of power gating structures, in Proceedings of the 2003 International Symposium on Low Power Electronics and Design, pp. 22\u201325 (2003a)","key":"3273_CR7","DOI":"10.1145\/871506.871515"},{"unstructured":"S. Kim, S.V. Kosonocky, D.R. Knebel et\u00a0al. Minimizing inductive noise in system-on-a-chip with multiple power gating structures, in ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No. 03EX705) (IEEE, 2003b), pp. 635\u2013638","key":"3273_CR8"},{"doi-asserted-by":"crossref","unstructured":"S. Kim, S.V. Kosonocky, D.R. Knebel et\u00a0al. Experimental measurement of a novel power gating structure with intermediate power saving mode, in Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 20\u201325 (2004)","key":"3273_CR9","DOI":"10.1145\/1013235.1013246"},{"doi-asserted-by":"crossref","unstructured":"S. Kim, S.V. Kosonocky, D.R. Knebel et al., A multi-mode power gating structure for low-voltage deep-submicron CMOS ICs. IEEE Trans. Circuits Syst. II Express Briefs 54(7), 586\u2013590 (2007)","key":"3273_CR10","DOI":"10.1109\/TCSII.2007.894428"},{"doi-asserted-by":"crossref","unstructured":"K. Kumagai, H. Iwaki, H. Yoshida, et al. A novel powering-down scheme for low Vt CMOS circuits, in 1998 Symposium onVLSI Circuits. Digest of Technical Papers (Cat. No. 98CH36215) (IEEE, 1998), pp. 44\u201345","key":"3273_CR11","DOI":"10.1109\/VLSIC.1998.687998"},{"doi-asserted-by":"crossref","unstructured":"S. Majumdar, Single transistor leakage control for low power CMOS circuits in bio-implantable RF receivers. Circuits Syst.Signal Process. 1\u201320 (2025)","key":"3273_CR12","DOI":"10.1007\/s00034-025-03116-7"},{"issue":"8","key":"3273_CR13","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/4.400426","volume":"30","author":"S Mutoh","year":"1995","unstructured":"S. Mutoh, T. Douseki, Y. Matsuya et al., 1\u2013v power supply high-speed digital circuit technology with multithreshold-voltage cmos. IEEE J. Solid-State Circuits 30(8), 847\u2013854 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"S. Narendra, V. De, D. Antoniadis et\u00a0al. Scaling of stack effect and its application for leakage reduction, in Proceedings of the 2001 International Symposium on Low Power Electronics and Design, pp 195\u2013200 (2001)","key":"3273_CR14","DOI":"10.1145\/383082.383132"},{"issue":"12","key":"3273_CR15","first-page":"4281","volume":"67","author":"S Sankar","year":"2020","unstructured":"S. Sankar, M. Goel, P.H. Chen et al., Switched-capacitor-assisted power gating for ultra-low standby power in cmos digital ics. IEEE Trans. C &S I: Regul. Pap. 67(12), 4281\u20134294 (2020)","journal-title":"IEEE Trans. C &S I: Regul. Pap."},{"issue":"12","key":"3273_CR16","doi-asserted-by":"publisher","first-page":"1950197","DOI":"10.1142\/S0218126619501974","volume":"28","author":"A Sharma","year":"2019","unstructured":"A. Sharma, H. Sohal, H. Jit Kaur, Sleepy cmos-sleepy stack (sc-ss): a novel high speed, area and power efficient technique for vlsi circuit design. J. Circuits Syst. Comput. 28(12), 1950197 (2019)","journal-title":"J. Circuits Syst. Comput."},{"doi-asserted-by":"crossref","unstructured":"A. Tada, H. Notani, M. Numa, A novel power gating scheme with charge recycling. IEICE Electron. Express 3(12), 281\u2013286(2006)","key":"3273_CR17","DOI":"10.1587\/elex.3.281"},{"issue":"3","key":"3273_CR18","doi-asserted-by":"publisher","first-page":"511","DOI":"10.1109\/TCPMT.2018.2872608","volume":"9","author":"JN Tripathi","year":"2018","unstructured":"J.N. Tripathi, V.K. Sharma, H. Shrimali, A review on power supply induced jitter. IEEE Trans. Compon, Packag. Manuf. Technol. 9(3), 511\u2013524 (2018)","journal-title":"IEEE Trans. Compon, Packag. Manuf. Technol."},{"doi-asserted-by":"crossref","unstructured":"L. Wei, Z. Chen, M. Johnson et\u00a0al. Design and optimization of low voltage high performance dual threshold cmos circuits, in Proceedings of the 35th annual Design Automation Conference, pp. 489\u2013494 (1998)","key":"3273_CR19","DOI":"10.1145\/277044.277179"},{"doi-asserted-by":"crossref","unstructured":"V.P. Yadav, V.K. Singh, A. Ranjan et\u00a0al. Dynamic header switch to influence switching current profile of an ic chip. Circuits Syst. Signal Process. pp. 1\u201326 (2025)","key":"3273_CR20","DOI":"10.1007\/s00034-025-03242-2"},{"key":"3273_CR21","first-page":"1","volume-title":"2021 IEEE International Conference on Networking","author":"H Zamani","year":"2021","unstructured":"H. Zamani, D. Tripathy, A. Jahanshahi et al., Icap: Designing inrush current aware power gating switch for gpgpu, in 2021 IEEE International Conference on Networking. (IEEE, Architecture and Storage (NAS), 2021), pp.1\u20138"},{"issue":"1","key":"3273_CR22","first-page":"56","volume":"71","author":"G Zhao","year":"2023","unstructured":"G. Zhao, Z. Xiao, P.I. Mak et al., One-cycle-startup relaxation oscillator using ratiometric threshold-referenced and self-synchronized power gating techniques. IEEE Trans. Circuits Syst. II Express Briefs 71(1), 56\u201360 (2023)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3273_CR23","first-page":"SC1035","volume":"61","author":"F Zhong","year":"2022","unstructured":"F. Zhong, M. Natsui, T. Hanyu, Dynamic activation of power-gating-switch configuration for highly reliable nonvolatile large-scale integrated circuits. Jpn. J. Appl. Phys. 61, SC1035 (2022)","journal-title":"Jpn. J. Appl. Phys."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03273-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03273-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03273-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T03:29:03Z","timestamp":1764473343000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03273-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,31]]},"references-count":23,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025,12]]}},"alternative-id":["3273"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03273-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2025,7,31]]},"assertion":[{"value":"25 March 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 July 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 July 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 July 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that there is no Conflict of interest regarding the publication of this work.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"We are hereby giving our consent to Springer for publication of this work.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for Publication"}}]}}