{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T06:20:14Z","timestamp":1773469214325,"version":"3.50.1"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T00:00:00Z","timestamp":1755561600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T00:00:00Z","timestamp":1755561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["KYFZ25008"],"award-info":[{"award-number":["KYFZ25008"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1007\/s00034-025-03298-0","type":"journal-article","created":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:57:35Z","timestamp":1755629855000},"page":"703-723","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A 10-Bit 2-GS\/s Voltage\u2013Time-Pipelined Hybrid ADC with One-Hot Background Calibration Scoring\u2009&gt;\u200960-dB SFDR in 28-nm CMOS"],"prefix":"10.1007","volume":"45","author":[{"given":"Yuan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Chenghao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yihang","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3181-3277","authenticated-orcid":false,"given":"Maliang","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yong","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,8,19]]},"reference":[{"issue":"no. 12","key":"3298_CR1","doi-asserted-by":"publisher","first-page":"2857","DOI":"10.1109\/JSSC.2014.2361339","volume":"49","author":"AMA Ali","year":"2014","unstructured":"A.M.A. Ali et al., A 14 bit 1 GS\/s RF sampling pipelined ADC with background calibration. IEEE J. Solid-State Circuits 49(12), 2857\u20132867 (2014)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"10","key":"3298_CR2","first-page":"773","volume":"61","author":"NU Andersson","year":"2014","unstructured":"N.U. Andersson, M. Vesterbacka, A vernier time-to-digital converter with delay latch chain architecture. IEEE Trans. Circuits Syst. II Express Briefs 61(10), 773\u2013777 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3298_CR3","doi-asserted-by":"crossref","unstructured":"Y. -S. Cheng, H. -J. Hu and S. -J. Chang, A 2-GS\/s 8b Flash-SAR Time-Interleaved ADC with Background Offset Calibration. In: 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 2019, pp. 1\u20135.","DOI":"10.1109\/ISCAS.2019.8702543"},{"key":"3298_CR4","doi-asserted-by":"crossref","unstructured":"H. Deng, P. Bikkina, E. Mikkola, R. Zhang and J. Chen, A 4.8 GS\/s 11b Time-Interleaved TDC-Assisted SAR ADC with High-Speed Latch-based VTC. In: ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC), Lisbon, Portugal, 2023, pp. 337\u2013340.","DOI":"10.1109\/ESSCIRC59616.2023.10268750"},{"key":"3298_CR5","doi-asserted-by":"crossref","unstructured":"C. -W. Hsu and S. -J. Chang, A 1.6-GS\/s 8b Flash-SAR Time-Interleaved ADC with Top-Plate Residue Based Gain Calibration. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1\u20135.","DOI":"10.1109\/ISCAS51556.2021.9401198"},{"key":"3298_CR6","doi-asserted-by":"crossref","unstructured":"H. Huang, S. Sarkar, B. Elies and Y. Chiu, 28.4 A 12b 330MS\/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving <1dB SNDR variation. In: 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2017, pp. 472\u2013473.","DOI":"10.1109\/ISSCC.2017.7870466"},{"issue":"7","key":"3298_CR7","doi-asserted-by":"publisher","first-page":"1195","DOI":"10.1109\/TVLSI.2024.3392611","volume":"32","author":"S Huang","year":"2024","unstructured":"S. Huang, D. Basak, Y. Chen, Q. Huang, Y. Fan, J. Yuan, An efficient 1.4-GS\/s 10-bit timing-skew-free time-interleaved SAR ADC with a centralized sampling frontend. IEEE Trans. Very Large Scale Integr. VLSI Syst. 32(7), 1195\u20131204 (2024)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"3298_CR8","doi-asserted-by":"crossref","unstructured":"L. Kull, et al., 28.5 A 10b 1.5GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET. In: 2017 IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, USA, 2017, pp. 474\u2013475.","DOI":"10.1109\/ISSCC.2017.7870467"},{"issue":"3","key":"3298_CR9","doi-asserted-by":"publisher","first-page":"646","DOI":"10.1109\/JSSC.2018.2889680","volume":"54","author":"J Lagos","year":"2019","unstructured":"J. Lagos et al., A 1-GS\/s, 12-b, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers. IEEE J. Solid-State Circuits 54(3), 646\u2013658 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3298_CR10","doi-asserted-by":"crossref","unstructured":"J. Lan et al., A 2.5-GS\/s Time-Interleaved SAR-Assisted Ringamp-Based Pipelined ADC with Digital Background Calibration. In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA, 2022, pp. 2655\u20132659","DOI":"10.1109\/ISCAS48785.2022.9937296"},{"key":"3298_CR11","doi-asserted-by":"crossref","unstructured":"M. La Rosa, G. Sicurella, D. Nicolosi and R. G. Bardelli, Time to Digital Converter Based on a Ring Oscillator with Even Number of Non-Inverting Elements. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, 2018, pp. 1\u20134.","DOI":"10.1109\/ISCAS.2018.8351047"},{"key":"3298_CR12","doi-asserted-by":"crossref","unstructured":"J. Liu, C. -H. Chan, S. -W. Sin, U. Seng-Pan and R. P. Martins, A 89fJ-FOM 6-bit 3.4GS\/s flash ADC with 4x time-domain interpolation. In: 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC), Xiamen, China, 2015, pp. 1\u20134.","DOI":"10.1109\/ASSCC.2015.7387463"},{"issue":"3","key":"3298_CR13","doi-asserted-by":"publisher","first-page":"1091","DOI":"10.1109\/TCSI.2021.3129192","volume":"69","author":"M Liu","year":"2022","unstructured":"M. Liu, C. Zhang, S. Liu, D. Li, A 10-bit 2.5-GS\/s two-step ADC with selective time-domain quantization in 28-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 69(3), 1091\u20131101 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"no. 9","key":"3298_CR14","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1109\/LSSC.2019.2927834","volume":"2","author":"Y Lyu","year":"2019","unstructured":"Y. Lyu, F. Tavernier, A 4-GS\/s 39.9-dB SNDR 11.7-mW hybrid voltage-time two-step ADC with feed-forward ring oscillator-based TDCs. IEEE Solid-State Circuits Lett. 2(9), 163\u2013166 (2019)","journal-title":"IEEE Solid-State Circuits Lett."},{"key":"3298_CR15","doi-asserted-by":"crossref","unstructured":"R. Mahima and D. Muralidharan, A low power vernier Time-To-Digital converter using adiabatic logic. In: 2017 International Conference on Networks & Advances in Computational Technologies (NetACT), Thiruvananthapuram, India, 2017, pp. 90\u201394.","DOI":"10.1109\/NETACT.2017.8076747"},{"key":"3298_CR16","doi-asserted-by":"crossref","unstructured":"D. Ogata, R. Kamiya, Y. Toyoshima and K. Ohhata, A High-Time-Resolution Time-to-Digital Converter Using Coupled Ring Oscillator with Phase Averaging. In: 2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Shenzhen, China, 2022, pp. 195\u2013198.","DOI":"10.1109\/APCCAS55924.2022.10090266"},{"key":"3298_CR17","doi-asserted-by":"crossref","unstructured":"X. Pan, et al., A 12b 1GS\/s ADC with lightweight input buffer distortion background calibration achieving >75dB SFDR over PVT. In: IEEE Custom Integr. Circuits Conf. (CICC), 2023, pp. 1\u20132.","DOI":"10.1109\/CICC57935.2023.10121262"},{"issue":"no. 7","key":"3298_CR18","doi-asserted-by":"publisher","first-page":"1878","DOI":"10.1109\/JSSC.2018.2815654","volume":"53","author":"R Sehgal","year":"2018","unstructured":"R. Sehgal et al., A 13-mW 64-dB SNDR 280-MS\/s pipelined ADC using linearized integrating amplifiers. IEEE J. Solid-State Circuits 53(7), 1878\u20131888 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3298_CR19","doi-asserted-by":"crossref","unstructured":"Y. Shen et al., A 12b 1.5GS\/s single-channel pipelined SAR ADC with a pipelined residue amplification stage. In: 2023 IEEE Custom Integr. Circuits Conf. (CICC), San Antonio, TX, USA, 2023, pp. 1\u20132.","DOI":"10.1109\/CICC57935.2023.10121270"},{"key":"3298_CR20","doi-asserted-by":"crossref","unstructured":"Z. Su, H. Wang, H. Zhao, Z. Chen, Y. Wang and F. F. Dai, A 280MS\/s 12b SAR-Assisted Hybrid ADC with Time Domain Sub-Range Quantizer in 45nm CMOS. In: 2019 IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, USA, 2019, pp. 1\u20134.","DOI":"10.1109\/CICC.2019.8780209"},{"key":"3298_CR21","doi-asserted-by":"crossref","unstructured":"J. S. Teh, R. P. Arjun, L. Siek and Y. Zheng, Review of pulse generators for gated ring oscillator based Time-to-Digital converters. In: 2016 International Symposium on Integrated Circuits (ISIC), Singapore, 2016, pp. 1\u20134.","DOI":"10.1109\/ISICIR.2016.7829703"},{"issue":"10","key":"3298_CR22","doi-asserted-by":"publisher","first-page":"2312","DOI":"10.1109\/JSSC.2011.2162186","volume":"46","author":"YM Tousi","year":"2011","unstructured":"Y.M. Tousi, E. Afshari, A miniature 2 mW 4 bit 1.2 GS\/s delay-line-based ADC in 65 nm CMOS. IEEE J. Solid-State Circuits 46(10), 2312\u20132325 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"3298_CR23","first-page":"1859","volume":"71","author":"J Wang","year":"2024","unstructured":"J. Wang et al., A 1.6 GS\/s 42.6-dB SNDR synthesis friendly time-interleaved SAR ADC using metastability detection and escape acceleration technique. IEEE Trans. Circuits Syst. II Express Briefs 71(4), 1859\u20131863 (2024)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"7","key":"3298_CR24","doi-asserted-by":"publisher","first-page":"1678","DOI":"10.1109\/TIM.2016.2534670","volume":"65","author":"JY Won","year":"2016","unstructured":"J.Y. Won, J.S. Lee, Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs. IEEE Trans. Instrum. Meas. 65(7), 1678\u20131689 (2016)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"2","key":"3298_CR25","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/JSSC.2020.3025605","volume":"56","author":"MI Yi","year":"2021","unstructured":"M.I. Yi, N. Miura, H. Nosaka, A 4-GS\/s 11.3-mW 7-bit time-based ADC with folding voltage-to-time converter and pipelined TDC in 65-nm CMOS. IEEE J. Solid-State Circuits 56(2), 465\u2013475 (2021)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"3298_CR26","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1109\/TCSI.2012.2209298","volume":"60","author":"W Yu","year":"2013","unstructured":"W. Yu, J. Kim, K. Kim, S. Cho, A time-domain high-order MASH \u0394\u03a3 ADC using voltage-controlled gated-ring oscillator. IEEE Trans. Circuits Syst. I Regul. Pap. 60(4), 856\u2013866 (2013)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"11","key":"3298_CR27","doi-asserted-by":"publisher","first-page":"3179","DOI":"10.1109\/JSSC.2023.3282412","volume":"58","author":"C Zhang","year":"2023","unstructured":"C. Zhang, J. Wei, Y. Chen, M. Liu, Y. Yang, A 0.004-mm2 3.65-mW 7-Bit 2-GS\/s single-channel GRO-based time-domain ADC incorporating dead-zone elimination and on-chip folding-offset calibration in 28-nm CMOS. IEEE J. Solid-State Circuits 58(11), 3179\u20133193 (2023)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"3298_CR28","doi-asserted-by":"publisher","first-page":"1931","DOI":"10.1109\/TVLSI.2023.3323568","volume":"31","author":"H Zhang","year":"2023","unstructured":"H. Zhang, B. He, X. Guo, D. Wu, X. Liu, A 1-GS\/s 12-bit single-channel pipelined ADC in 28-nm CMOS with input-split fully differential ring amplifier. IEEE Trans. Very Large Scale Integr. VLSI Syst. 31(12), 1931\u20131938 (2023)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"12","key":"3298_CR29","doi-asserted-by":"publisher","first-page":"3225","DOI":"10.1109\/JSSC.2020.3012776","volume":"55","author":"M Zhang","year":"2020","unstructured":"M. Zhang, Y. Zhu, C.-H. Chan, R.P. Martins, An 8-Bit 10-GS\/s 16\u00d7 interpolation-based time-domain ADC With <1.5-ps uncalibrated quantization steps. IEEE J. Solid-State Circuits 55(12), 3225\u20133235 (Dec.2020)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"3298_CR30","doi-asserted-by":"publisher","first-page":"3396","DOI":"10.1109\/JSSC.2019.2938450","volume":"54","author":"M Zhang","year":"2019","unstructured":"M. Zhang, C.-H. Chan, Y. Zhu, R.P. Martins, A 0.6-V 13-bit 20-MS\/s Two-Step TDC-Assisted SAR ADC With PVT Tracking and Speed-Enhanced Techniques. IEEE J. Solid-State Circuits 54(12), 3396\u20133409 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"3298_CR31","doi-asserted-by":"publisher","first-page":"2147","DOI":"10.1109\/TVLSI.2023.3309651","volume":"31","author":"X Zhao","year":"2023","unstructured":"X. Zhao et al., An 8-bit 1.5-GS\/s voltage-time hybrid two-step ADC with cross-coupled linearized VTC. IEEE Trans. Very Large Scale Integr. VLSI Syst. 31(12), 2147\u20132151 (2023)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"3298_CR32","doi-asserted-by":"crossref","unstructured":"Y. Zhao, Y. Xiang, F. Ye and J. Ren, A 400-MS\/s 12-bit Voltage-Time Hybrid ADC with a Ping-Pong SAR TDC for Speed Enhancement. In: 2023 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 2023, pp. 1\u20135.","DOI":"10.1109\/ISCAS46773.2023.10181657"},{"issue":"no. 8","key":"3298_CR33","doi-asserted-by":"publisher","first-page":"1785","DOI":"10.1109\/JSSC.2016.2558487","volume":"51","author":"S Zhu","year":"2016","unstructured":"S. Zhu et al., A skew-free 10 GS\/s 6 bit CMOS ADC with compact time-domain signal folding and inherent DEM. IEEE J. Solid-State Circuits 51(8), 1785\u20131796 (Aug.2016)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"3298_CR34","doi-asserted-by":"publisher","first-page":"3606","DOI":"10.1109\/TCSI.2018.2859027","volume":"65","author":"Y Zhu","year":"2018","unstructured":"Y. Zhu et al., A 0.19 mm2 10 b 2.3 GS\/s 12-way time-interleaved pipelined-SAR ADC in 65-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 65(11), 3606\u20133616 (2018)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03298-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03298-0","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03298-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T05:40:08Z","timestamp":1773466808000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03298-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,19]]},"references-count":34,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,2]]}},"alternative-id":["3298"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03298-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8,19]]},"assertion":[{"value":"26 March 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 July 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 July 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 August 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}]}}