{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T06:20:34Z","timestamp":1773469234200,"version":"3.50.1"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T00:00:00Z","timestamp":1756512000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T00:00:00Z","timestamp":1756512000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1007\/s00034-025-03311-6","type":"journal-article","created":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T05:27:50Z","timestamp":1756531670000},"page":"745-762","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Time-Based PAM-4 Transceiver Using Linear Voltage-to-Time Converter and Single Path PAM-4 Decoder with Fast-Stochastic Calibration"],"prefix":"10.1007","volume":"45","author":[{"given":"Dong-Hyun","family":"Yoon","sequence":"first","affiliation":[]},{"given":"He","family":"Junsen","sequence":"additional","affiliation":[]},{"given":"Kiho","family":"Seong","sequence":"additional","affiliation":[]},{"given":"Kwang-Hyun","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Youngdon","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,8,30]]},"reference":[{"key":"3311_CR1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9030026","author":"W Bae","year":"2019","unstructured":"W. Bae, Cmos inverter as analog circuit: an overview. J. Low Power Electron. Appl. (2019). https:\/\/doi.org\/10.3390\/jlpea9030026","journal-title":"J. Low Power Electron. Appl."},{"key":"3311_CR2","doi-asserted-by":"publisher","unstructured":"A.\u00a0Cevrero, I.\u00a0Ozkaya, P.A. Francese, M.\u00a0Brandli, C. Menolfi, T. Morf, M. Kossel, L. Kull, D. Luu, M. Dazzi, T. Toifl. 6.1 a 100gb\/s 1.1pj\/b pam-4 rx with dual-mode 1-tap pam-4 \/ 3-tap nrz speculative dfe in 14nm cmos finfet. In 2019 IEEE International Solid-State Circuits Conference - (ISSCC), pp 112\u2013114, 2019. https:\/\/doi.org\/10.1109\/ISSCC.2019.8662495","DOI":"10.1109\/ISSCC.2019.8662495"},{"issue":"7","key":"3311_CR3","doi-asserted-by":"publisher","first-page":"2409","DOI":"10.1109\/TCSII.2021.3050823","volume":"68","author":"M-K Chae","year":"2021","unstructured":"M.-K. Chae, H.-J. Kwon, S.-J. Bae, N.-J. Kim, H.-J. Park, A duo-binary transceiver with time-based receiver and voltage-mode time-interleaved mixing transmitter for dram interface. IEEE Trans. Circuits Syst. II Express Briefs 68(7), 2409\u20132413 (2021). https:\/\/doi.org\/10.1109\/TCSII.2021.3050823","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3311_CR4","doi-asserted-by":"publisher","unstructured":"P.-W. Chiu, C. Kim. 22.4 a 32gb\/s digital-intensive single-ended pam-4 transceiver for high-speed memory interfaces featuring a 2-tap time-based decision feedback equalizer and an in-situ channel-loss monitor. In 2020 IEEE International Solid-State Circuits Conference\u2014(ISSCC), pp 336\u2013338, 2020. https:\/\/doi.org\/10.1109\/ISSCC19947.2020.9063137","DOI":"10.1109\/ISSCC19947.2020.9063137"},{"issue":"4","key":"3311_CR5","doi-asserted-by":"publisher","first-page":"1203","DOI":"10.1109\/JSSC.2017.2774276","volume":"53","author":"P-W Chiu","year":"2018","unstructured":"P.-W. Chiu, S. Kundu, Q. Tang, C.H. Kim, A 65-nm 10-gb\/s 10-mm on-chip serial link featuring a digital-intensive time-based decision feedback equalizer. IEEE J. Solid-State Circuits 53(4), 1203\u20131213 (2018). https:\/\/doi.org\/10.1109\/JSSC.2017.2774276","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3311_CR6","doi-asserted-by":"publisher","unstructured":"K.C. Chun, Y.-G. Chu, J.-S. Heo, T.-S. Kim, S. Kim, H.-K. Yang, M.-J. Kim, C.-K. Lee, J. Kim, H. Yoon, C.-H. Shin, S. Cha, H.-J. Kim, Y.-S. Kim, K. Kim, Y.-J. Kim, W. Choi, D.-S. Yim, I. Moon, Y.-J. Kim, J. Lee, Y. Choi, Y. Kwon, S.-W. Choi, J.-W. Kim, Y.-S. Park, W. Kang, J. Chung, S. Kim, Y. Ryu, S.-J. Cho, H. Shin, H. Jung, S. Kwon, K. Kang, J. Lee, Y. Song, Y.-J. Kim, E.-A. Kim, K.-S. Ha, K.-H. Kim, S.-H. Hyun, S. Ko, J.-H. Choi, Y.-S. Sohn, K.-I. Park, S.-J. Jang. A 16gb LPDDR4x SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10nm class dram process. In 2018 IEEE International Solid-State Circuits Conference - (ISSCC), pp 206\u2013208, 2018. https:\/\/doi.org\/10.1109\/ISSCC.2018.8310256","DOI":"10.1109\/ISSCC.2018.8310256"},{"key":"3311_CR7","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9122033","author":"A Elgreatly","year":"2020","unstructured":"A. Elgreatly, A. Dessouki, H. Mostafa, R. Abdalla, E.-S. El-Rabaie, A novel highly linear voltage-to-time converter (vtc) circuit for time-based analog-to-digital converters (ADC) using body biasing. Electronics (2020). https:\/\/doi.org\/10.3390\/electronics9122033","journal-title":"Electronics"},{"key":"3311_CR8","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/OJCAS.2020.3036531","volume":"2","author":"W-H Ho","year":"2021","unstructured":"W.-H. Ho, Y.-H. Hsieh, B. Murmann, W.-Z. Chen, A 32 gb\/s pam-4 optical transceiver with active back termination in 40 nm CMOS technology. IEEE Open J. Circuits Syst. 2, 56\u201364 (2021). https:\/\/doi.org\/10.1109\/OJCAS.2020.3036531","journal-title":"IEEE Open J. Circuits Syst."},{"issue":"12","key":"3311_CR9","doi-asserted-by":"publisher","first-page":"3486","DOI":"10.1109\/JSSC.2017.2749432","volume":"52","author":"J Im","year":"2017","unstructured":"J. Im, D. Freitas, A.B. Roldan, R. Casey, S. Chen, C.-H.A. Chou, T. Cronin, K. Geary, S. McLeod, L. Zhou, I. Zhuang, J. Han, S. Lin, P. Upadhyaya, G. Zhang, Y. Frans, K. Chang, A 40-to-56 gb\/s pam-4 receiver with ten-tap direct decision-feedback equalization in 16-nm FinFET. IEEE J. Solid-State Circuits 52(12), 3486\u20133502 (2017). https:\/\/doi.org\/10.1109\/JSSC.2017.2749432","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3311_CR10","doi-asserted-by":"publisher","unstructured":"H.-Y. Joo, S.-J. Bae, Y.-S. Sohn, Y.-S. Kim, K.-S. Ha, M.-S. Ahn, Y.-J. Kim, Y.-J. Kim, Y.-J. Kim, J.-H. Kim, W.-J. Choi, C.-H. Shin, S.H. Kim, B.-C. Kim, S.-B. Ko, K.-I. Park, S.-J. Jang, G.-Y. Jin. 18.1 a 20nm 9gb\/s\/pin 8gb gddr5 dram with an NBTI monitor, jitter reduction techniques and improved power distribution. In 2016 IEEE International Solid-State Circuits Conference (ISSCC), pp 314\u2013315, 2016. https:\/\/doi.org\/10.1109\/ISSCC.2016.7418033","DOI":"10.1109\/ISSCC.2016.7418033"},{"key":"3311_CR11","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1109\/LSSC.2023.3260197","volume":"6","author":"JE Kim","year":"2023","unstructured":"J.E. Kim, D.-H. Yoon, J. Song, K.-H. Baek, J.-H. Choi, T.T.-H. Kim, A 6-gb\/s pam-3 transceiver with background time-varying offset sensing and compensation. IEEE Solid-State Circuits Letters 6, 85\u201388 (2023). https:\/\/doi.org\/10.1109\/LSSC.2023.3260197","journal-title":"IEEE Solid-State Circuits Letters"},{"issue":"8","key":"3311_CR12","doi-asserted-by":"publisher","first-page":"2314","DOI":"10.1109\/JSSC.2023.3250706","volume":"58","author":"Y Kwon","year":"2023","unstructured":"Y. Kwon, H. Park, Y. Choi, J. Sim, J. Choi, S. Park, K.-M. Kim, C. Choi, H.-K. Jung, C. Kim, A 33-gb\/s\/pin 1.09-pj\/bit single-ended pam-3 transceiver with ground-referenced signaling and time-domain decision technique for multi-chip module memory interfaces. IEEE J. Solid-State Circuits 58(8), 2314\u20132325 (2023). https:\/\/doi.org\/10.1109\/JSSC.2023.3250706","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"3311_CR13","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/JSSC.2021.3098821","volume":"57","author":"H Park","year":"2022","unstructured":"H. Park, J. Sim, Y. Choi, J. Choi, Y. Kwon, C. Kim, A 56-gb\/s pam-4 receiver using time-based lsb decoder and s\/h technique for robustness to comparator voltage variations. IEEE J. Solid-State Circuits 57(2), 562\u2013572 (2022). https:\/\/doi.org\/10.1109\/JSSC.2021.3098821","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3311_CR14","doi-asserted-by":"publisher","unstructured":"P.-J. Peng, J.-F. Li, L.-Y. Chen, J. Lee. 6.1 a 56gb\/s pam-4\/nrz transceiver in 40\u00a0nm CMOS. In 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp 110\u2013111, 2017. https:\/\/doi.org\/10.1109\/ISSCC.2017.7870285","DOI":"10.1109\/ISSCC.2017.7870285"},{"issue":"4","key":"3311_CR15","doi-asserted-by":"publisher","first-page":"959","DOI":"10.1109\/TCSI.2016.2628770","volume":"64","author":"W-J Su","year":"2017","unstructured":"W.-J. Su, S.-I. Liu, A 5 gb\/s voltage-mode transmitter using adaptive time-based de-emphasis. IEEE Trans. Circuits Syst. I Regul. Pap. 64(4), 959\u2013968 (2017). https:\/\/doi.org\/10.1109\/TCSI.2016.2628770","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"3","key":"3311_CR16","doi-asserted-by":"publisher","first-page":"664","DOI":"10.1109\/TCSI.2016.2614349","volume":"64","author":"H Won","year":"2017","unstructured":"H. Won, J.-Y. Lee, T. Yoon, K. Han, S. Lee, J. Park, H.-M. Bae, A 28-gb\/s receiver with self-contained adaptive equalization and sampling point control using stochastic sigma-tracking eye-opening monitor. IEEE Trans. Circuits Syst. I Regul. Pap. 64(3), 664\u2013674 (2017). https:\/\/doi.org\/10.1109\/TCSI.2016.2614349","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"3311_CR17","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/TCSI.2015.2500420","volume":"63","author":"I-M Yi","year":"2016","unstructured":"I.-M. Yi, S.-M. Lee, S.-J. Bae, Y.-S. Sohn, J.-H. Choi, S.-J. Jang, B. Kim, J.-Y. Sim, H.-J. Park, A 40 mv-differential-channel-swing transceiver using a rx current-integrating tia and a tx pre-emphasis equalizer with a cml driver at 9 gb\/s. IEEE Trans. Circuits Syst. I Regul. Pap. 63(1), 122\u2013133 (2016). https:\/\/doi.org\/10.1109\/TCSI.2015.2500420","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"3311_CR18","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1109\/JSSC.2017.2746698","volume":"53","author":"I-M Yi","year":"2018","unstructured":"I.-M. Yi, M.-K. Chae, S.-H. Hyun, S.-J. Bae, J.-H. Choi, S.-J. Jang, B. Kim, J.-Y. Sim, H.-J. Park, A time-based receiver with 2-tap decision feedback equalizer for single-ended mobile dram interface. IEEE J. Solid-State Circuits 53(1), 144\u2013154 (2018). https:\/\/doi.org\/10.1109\/JSSC.2017.2746698","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3311_CR19","doi-asserted-by":"publisher","unstructured":"D.-H. Yoon, H. Junsen, K.-H. Baek, Y. Choi, J.-H. Choi, T.T.-H. Kim. A time-based pam-4 transceiver using single path decoder and fast-stochastic calibration techniques. In 2023 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp 1\u20133, 2023. https:\/\/doi.org\/10.1109\/A-SSCC58667.2023.10347939","DOI":"10.1109\/A-SSCC58667.2023.10347939"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03311-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03311-6","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03311-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T05:40:30Z","timestamp":1773466830000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03311-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,30]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,2]]}},"alternative-id":["3311"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03311-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8,30]]},"assertion":[{"value":"14 April 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 August 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}