{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:37:54Z","timestamp":1777106274213,"version":"3.51.4"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T00:00:00Z","timestamp":1760400000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T00:00:00Z","timestamp":1760400000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1007\/s00034-025-03357-6","type":"journal-article","created":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T15:34:10Z","timestamp":1760456050000},"page":"3036-3050","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Thermal Reliability Analysis for 7-nm FinFET Based Positive Edge Triggered TSPC Flip-Flop for Future IoT and AI Applications"],"prefix":"10.1007","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-4433-9922","authenticated-orcid":false,"given":"Syeda Hurmath","family":"Juveria","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Ajayan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Shashank","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,10,14]]},"reference":[{"key":"3357_CR1","doi-asserted-by":"publisher","first-page":"310","DOI":"10.28991\/ESJ-2024-08-01-022","volume":"8","author":"A Bagaskara","year":"2024","unstructured":"A. Bagaskara, Rachmawati, Suwarno, Environmental effects on parameters of leakage current equivalent circuits of outdoor insulators. Emerg. Sci. J. 8, 310\u2013325 (2024). https:\/\/doi.org\/10.28991\/ESJ-2024-08-01-022","journal-title":"Emerg. Sci. J."},{"key":"3357_CR2","doi-asserted-by":"publisher","first-page":"155298","DOI":"10.1016\/j.aeue.2024.155298","volume":"178","author":"V Bharath Sreenivasulu","year":"2024","unstructured":"V. Bharath Sreenivasulu, S. Bhandari, M. Prasad, P. Mani, C. Subba Reddy, M. Durga Prakash, Spacer engineering on multi-channel FinFET for advanced wireless applications. AEU Int. J. Electron. Commun. 178, 155298 (2024). https:\/\/doi.org\/10.1016\/j.aeue.2024.155298","journal-title":"AEU Int. J. Electron. Commun."},{"key":"3357_CR3","doi-asserted-by":"publisher","first-page":"1897","DOI":"10.1109\/TCAD.2017.2666721","volume":"36","author":"E Cai","year":"2017","unstructured":"E. Cai, D. Marculescu, Temperature effect inversion-aware power-performance optimization for FinFET-based multicore systems. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 36, 1897\u20131910 (2017). https:\/\/doi.org\/10.1109\/TCAD.2017.2666721","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"3357_CR4","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1016\/j.matpr.2022.12.078","volume":"80","author":"A Chakraborty","year":"2023","unstructured":"A. Chakraborty, R. Singh Tomar, M. Sharma, Optimization of low power 12 T SRAM bit cell using FinFET in 32 nm technology. Mater. Today Proc. 80, 226\u2013232 (2023). https:\/\/doi.org\/10.1016\/j.matpr.2022.12.078","journal-title":"Mater. Today Proc."},{"key":"3357_CR5","doi-asserted-by":"publisher","first-page":"7549","DOI":"10.1007\/s00034-023-02458-4","volume":"42","author":"D Challagundla","year":"2023","unstructured":"D. Challagundla, I. Bezzam, R. Islam, Design automation of series resonance clocking in 14-nm FinFETs. Circuits Syst. Signal Process. 42, 7549\u20137579 (2023). https:\/\/doi.org\/10.1007\/s00034-023-02458-4","journal-title":"Circuits Syst. Signal Process."},{"key":"3357_CR6","doi-asserted-by":"publisher","first-page":"462","DOI":"10.1109\/ACCESS.2023.3346522","volume":"12","author":"RRR Das","year":"2024","unstructured":"R.R.R. Das, A. James, Multi-channel step FinFET with spacer engineering. IEEE Access 12, 462\u2013470 (2024). https:\/\/doi.org\/10.1109\/ACCESS.2023.3346522","journal-title":"IEEE Access"},{"key":"3357_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.26599\/TST.2020.9010030","volume":"27","author":"Z Huang","year":"2022","unstructured":"Z. Huang, X. Yang, T. Song, H. Qi, Y. Ouyang, T. Ni, Q. Xu, Anti-interference low-power double-edge triggered flip-flop based on C-elements. Tsinghua Sci. Technol. 27, 1\u201312 (2022). https:\/\/doi.org\/10.26599\/TST.2020.9010030","journal-title":"Tsinghua Sci. Technol."},{"key":"3357_CR8","doi-asserted-by":"publisher","first-page":"603","DOI":"10.28991\/HIJ-2024-05-03-04","volume":"5","author":"Y Jiang","year":"2024","unstructured":"Y. Jiang, X. Pang, Z. Zhang, H. Jing, L. Wei, J. Su, P. Zhang, Integrating intelligent sensors for safe UAV distribution: design and evaluation of ranging system. High Tech. Innov. J. 5, 603\u2013613 (2024). https:\/\/doi.org\/10.28991\/HIJ-2024-05-03-04","journal-title":"High Tech. Innov. J."},{"key":"3357_CR9","doi-asserted-by":"publisher","first-page":"121835","DOI":"10.1109\/ACCESS.2023.3328563","volume":"11","author":"B Joo","year":"2023","unstructured":"B. Joo, B.S. Kong, Low-power high-speed sense-amplifier-based flip-flops with conditional bridging. IEEE Access 11, 121835\u2013121844 (2023). https:\/\/doi.org\/10.1109\/ACCESS.2023.3328563","journal-title":"IEEE Access"},{"key":"3357_CR10","doi-asserted-by":"publisher","first-page":"2559","DOI":"10.1109\/TCSII.2024.3377714","volume":"71","author":"K Kang","year":"2024","unstructured":"K. Kang, W. Jung, A redundant-transition-free and contention-free change-sensing flip-flop. IEEE Trans. Circuits Syst. II Express Briefs 71, 2559\u20132563 (2024). https:\/\/doi.org\/10.1109\/TCSII.2024.3377714","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3357_CR11","doi-asserted-by":"publisher","first-page":"154598","DOI":"10.1016\/j.aeue.2023.154598","volume":"163","author":"M Khaleqi Qaleh Jooq","year":"2023","unstructured":"M. Khaleqi Qaleh Jooq, F. Behbahani, A.D. Al-Shidaifat, S.R. Khan, H. Song, A high-performance and ultra-efficient fully programmable fuzzy membership function generator using FinFET technology for image enhancement. AEU Int. J. Electron. Commun. 163, 154598 (2023). https:\/\/doi.org\/10.1016\/j.aeue.2023.154598","journal-title":"AEU Int. J. Electron. Commun."},{"key":"3357_CR12","doi-asserted-by":"publisher","first-page":"1673","DOI":"10.1109\/TCSI.2016.2587282","volume":"63","author":"S Lapshev","year":"2016","unstructured":"S. Lapshev, S.M.R. Hasan, New low glitch and low power DET flip-flops using multiple C-elements. IEEE Trans. Circuits Syst. I Regul. Pap. 63, 1673\u20131681 (2016). https:\/\/doi.org\/10.1109\/TCSI.2016.2587282","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3357_CR13","doi-asserted-by":"publisher","unstructured":"W. Lee, Y. Wang, T. Cui, S. Nazarian, M. Pedram, Dynamic thermal management for FinFET-based circuits exploiting the temperature effect inversion phenomenon. in: Proc. 2014 Int. Symp. Low Power Electron. Des. (ACM, New York, 2014), pp. 105\u2013110. https:\/\/doi.org\/10.1145\/2627369.2627637","DOI":"10.1145\/2627369.2627637"},{"key":"3357_CR14","doi-asserted-by":"publisher","first-page":"2721","DOI":"10.1109\/TCSI.2022.3168082","volume":"69","author":"J Li","year":"2022","unstructured":"J. Li, L. Xiao, L. Li, H. Li, H. Liu, C. Wang, A low-cost error-tolerant flip-flop against SET and SEU for dependable designs. IEEE Trans. Circuits Syst. I Regul. Pap. 69, 2721\u20132729 (2022). https:\/\/doi.org\/10.1109\/TCSI.2022.3168082","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3357_CR15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3432162","author":"J Liu","year":"2024","unstructured":"J. Liu, H. Zhao, Z. Li, K. Wang, S. Qiao, An ultra-low-power static contention-free 25-transistor true single-phase-clocked flip-flop in 55 nm CMOS. IEEE Access (2024). https:\/\/doi.org\/10.1109\/ACCESS.2024.3432162","journal-title":"IEEE Access"},{"key":"3357_CR16","doi-asserted-by":"publisher","first-page":"1592","DOI":"10.1109\/TCSII.2021.3107684","volume":"69","author":"AK Mishra","year":"2022","unstructured":"A.K. Mishra, U. Chopra, D. Vaithiyanathan, A partially static high frequency 18T hybrid topological flip-flop design for low power application. IEEE Trans. Circuits Syst. II Express Briefs 69, 1592\u20131596 (2022). https:\/\/doi.org\/10.1109\/TCSII.2021.3107684","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"3357_CR17","doi-asserted-by":"publisher","first-page":"1102","DOI":"10.1109\/TCSI.2021.3122340","volume":"69","author":"P Parekh","year":"2022","unstructured":"P. Parekh, F. Yuan, Y. Zhou, Improved metastability of true single-phase clock D-flipflops with applications in Vernier time-to-digital converters. IEEE Trans. Circuits Syst. I Regul. Pap. 69, 1102\u20131114 (2022). https:\/\/doi.org\/10.1109\/TCSI.2021.3122340","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3357_CR18","doi-asserted-by":"publisher","first-page":"1728","DOI":"10.1109\/TVLSI.2022.3184410","volume":"30","author":"H Park","year":"2022","unstructured":"H. Park, H. Jeong, Self-shut-off pulsed latches for minimizing sequencing overhead. IEEE Trans. Very Large Scale Integr. VLSI Syst. 30, 1728\u20131738 (2022). https:\/\/doi.org\/10.1109\/TVLSI.2022.3184410","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"3357_CR19","doi-asserted-by":"publisher","first-page":"779","DOI":"10.1109\/TVLSI.2016.2595627","volume":"25","author":"J Park","year":"2017","unstructured":"J. Park, H. Seo, B. Kong, Conditional-boosting flip-flop for near-threshold voltage application. IEEE Trans. Very Large Scale Integr. VLSI Syst. 25, 779\u2013782 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2016.2595627","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"3357_CR20","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-025-03133-6","author":"TR Pokhrel","year":"2025","unstructured":"T.R. Pokhrel, A. Al-Shidaifat, H. Song, A. Majumder, Work function tuning in strain induced double gated junctionless transistor: a device to circuit performance study for sub-20nm nodes. Circuits Syst. Signal Process. (2025). https:\/\/doi.org\/10.1007\/s00034-025-03133-6","journal-title":"Circuits Syst. Signal Process."},{"key":"3357_CR21","doi-asserted-by":"publisher","first-page":"1243","DOI":"10.28991\/ESJ-2024-08-04-01","volume":"8","author":"K Puentes","year":"2024","unstructured":"K. Puentes, L. Morales, D.F. Pozo-Espin, V. Moya, Enhancing control systems with neural network-based intelligent controllers. Emerg. Sci. J. 8, 1243\u20131261 (2024). https:\/\/doi.org\/10.28991\/ESJ-2024-08-04-01","journal-title":"Emerg. Sci. J."},{"key":"3357_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2023\/7069746","volume":"2023","author":"MVN Rao","year":"2023","unstructured":"M.V.N. Rao, M. Hema, R. Raghutu, R.S.S. Nuvvula, P.P. Kumar, I. Colak, B. Khan, Design and development of efficient SRAM cell based on FinFET for low power memory applications. J. Electr. Comput. Eng. 2023, 1\u201313 (2023). https:\/\/doi.org\/10.1155\/2023\/7069746","journal-title":"J. Electr. Comput. Eng."},{"key":"3357_CR23","doi-asserted-by":"publisher","first-page":"102875","DOI":"10.1016\/j.micpro.2019.102875","volume":"71","author":"VM Senthilkumar","year":"2019","unstructured":"V.M. Senthilkumar, S. Ravindrakumar, D. Nithya, N.V. Kousik, A vedic mathematics based processor core for discrete wavelet transform using FinFET and CNTFET technology for biomedical signal processing. Microprocess. Microsyst. 71, 102875 (2019). https:\/\/doi.org\/10.1016\/j.micpro.2019.102875","journal-title":"Microprocess. Microsyst."},{"key":"3357_CR24","doi-asserted-by":"publisher","first-page":"3039","DOI":"10.1109\/JSSC.2021.3077074","volume":"56","author":"G Shin","year":"2021","unstructured":"G. Shin, E. Lee, J. Lee, Y. Lee, Y. Lee, An ultra-low-power fully-static contention-free flip-flop with complete redundant clock transition and transistor elimination. IEEE J. Solid-State Circuits 56, 3039\u20133048 (2021). https:\/\/doi.org\/10.1109\/JSSC.2021.3077074","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3357_CR25","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TCSI.2010.2103170","volume":"58","author":"DZ Turker","year":"2011","unstructured":"D.Z. Turker, S.P. Khatri, E. S\u00e1nchez-Sinencio, A dcvsl delay cell for fast low power frequency synthesis applications. IEEE Trans. Circuits Syst. I Regul. Pap. 58, 1225\u20131238 (2011). https:\/\/doi.org\/10.1109\/TCSI.2010.2103170","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"3357_CR26","doi-asserted-by":"publisher","first-page":"100648","DOI":"10.1016\/j.prime.2024.100648","volume":"9","author":"SS Vali","year":"2024","unstructured":"S.S. Vali, N.A. Kumar, Design of low delay low power hybrid logic based flip-flop using FinFET. e-Prime Adv. Electr. Eng. Electron. Energy 9, 100648 (2024). https:\/\/doi.org\/10.1016\/j.prime.2024.100648","journal-title":"e-Prime Adv. Electr. Eng. Electron. Energy"},{"key":"3357_CR27","doi-asserted-by":"publisher","unstructured":"V.J. Verma, D.A.K.M. Vaithivanathan, B. Kaur, Review of different flip-flop circuits and a modified flip-flop circuit for low voltage operation. in 2022 IEEE 3rd Glob. Conf. Adv. Technol. (GCAT) (2022), pp. 1\u20135. https:\/\/doi.org\/10.1109\/GCAT55367.2022.9972133","DOI":"10.1109\/GCAT55367.2022.9972133"},{"key":"3357_CR28","doi-asserted-by":"publisher","first-page":"706","DOI":"10.1109\/TVLSI.2023.3251286","volume":"31","author":"Z Wang","year":"2023","unstructured":"Z. Wang, P. Zhao, T. Springer, C. Zhu, J. Mau, A. Wells, Y. Xia, L. Wang, Low-power redundant-transition-free TSPC dual-edge-triggering flip-flop using single-transistor-clocked buffer. IEEE Trans. Very Large Scale Integr. VLSI Syst. 31, 706\u2013710 (2023). https:\/\/doi.org\/10.1109\/TVLSI.2023.3251286","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"3357_CR29","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/TCSII.2022.3179382","volume":"70","author":"H Xu","year":"2023","unstructured":"H. Xu, J. Wang, H. Xu, G. Yu, H. Zhu, Q. Sun, D.W. Zhang, Impact study of layout-dependent effects toward FinFET combinational standard cell optimization. IEEE Trans. Circuits Syst. II Express Briefs 70, 731\u2013735 (2023). https:\/\/doi.org\/10.1109\/TCSII.2022.3179382","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03357-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-025-03357-6","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-025-03357-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T07:53:47Z","timestamp":1777103627000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-025-03357-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,14]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2026,4]]}},"alternative-id":["3357"],"URL":"https:\/\/doi.org\/10.1007\/s00034-025-03357-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,14]]},"assertion":[{"value":"26 June 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 September 2025","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 September 2025","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 October 2025","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflicts of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}