{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T02:01:08Z","timestamp":1706061668433},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2007,6,29]],"date-time":"2007-06-29T00:00:00Z","timestamp":1183075200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Theory Comput Syst"],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1007\/s00224-007-9009-6","type":"journal-article","created":{"date-parts":[[2007,6,28]],"date-time":"2007-06-28T19:04:58Z","timestamp":1183057498000},"page":"450-464","source":"Crossref","is-referenced-by-count":14,"title":["Synthesis of Autosymmetric Functions in a New Three-Level Form"],"prefix":"10.1007","volume":"42","author":[{"given":"Anna","family":"Bernasconi","sequence":"first","affiliation":[]},{"given":"Valentina","family":"Ciriani","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Luccio","sequence":"additional","affiliation":[]},{"given":"Linda","family":"Pagli","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,6,29]]},"reference":[{"issue":"8","key":"9009_CR1","doi-asserted-by":"crossref","first-page":"1005","DOI":"10.1109\/TCAD.2003.814950","volume":"22","author":"A. Bernasconi","year":"2003","unstructured":"Bernasconi, A., Ciriani, V., Luccio, F., Pagli, L.: Three-level logic minimization based on function regularities. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(8), 1005\u20131016 (2003)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"9009_CR2","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1007\/s00224-004-1171-5","volume":"39","author":"A. Bernasconi","year":"2006","unstructured":"Bernasconi, A., Ciriani, V., Luccio, F., Pagli, L.: Exploiting regularities for Boolean function synthesis. Theory Comput. Syst. 39(4), 485\u2013501 (2006)","journal-title":"Theory Comput. Syst."},{"issue":"9","key":"9009_CR3","first-page":"667","volume":"35","author":"R. Bryant","year":"1986","unstructured":"Bryant, R.: Graph based algorithm for Boolean function manipulation. IEEE Trans. Comput. 35(9), 667\u2013691 (1986)","journal-title":"IEEE Trans. Comput."},{"key":"9009_CR4","doi-asserted-by":"crossref","unstructured":"Ciriani, V.: Logic minimization using exclusive OR gates. In: ACM\/IEEE 38th Design Automation Conference (DAC), pp. 115\u2013120 (2001)","DOI":"10.1145\/378239.378361"},{"issue":"10","key":"9009_CR5","doi-asserted-by":"crossref","first-page":"1310","DOI":"10.1109\/TCAD.2003.818121","volume":"22","author":"V. Ciriani","year":"2003","unstructured":"Ciriani, V.: Synthesis of SPP three-level logic networks using affine spaces. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(10), 1310\u20131323 (2003)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"9009_CR6","volume-title":"Algebra, vol. 1","author":"P. Cohn","year":"1981","unstructured":"Cohn, P.: Algebra, vol. 1. Wiley, New York (1981)"},{"key":"9009_CR7","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1016\/0167-9260(94)00007-7","volume":"17","author":"O. Coudert","year":"1994","unstructured":"Coudert, O.: Two-level logic minimization: an overview. Integration 17, 97\u2013140 (1994)","journal-title":"Integration"},{"key":"9009_CR8","doi-asserted-by":"crossref","unstructured":"Debnath, D., Sasao, T.: A heuristic algorithm to design AND-OR-EXOR three-level networks. In: Asia and South Pacific Design Automation Conference, pp. 69\u201374 (1998)","DOI":"10.1109\/ASPDAC.1998.669404"},{"key":"9009_CR9","doi-asserted-by":"crossref","unstructured":"Debnath, D., Sasao, T.: Multiple-valued minimization to optimize PLAs with output EXOR gates. In: IEEE International Symposium on Multiple-Valued Logic, pp. 99\u2013104 (1999)","DOI":"10.1109\/ISMVL.1999.779702"},{"key":"9009_CR10","unstructured":"Dubrova, E., Miller, D., Muzio, J.: AOXMIN-MV: a heuristic algorithm for AND-OR-XOR minimization. In: 4th Int. Workshop on the Applications of the Reed Muller Expansion in Circuit Design, pp. 37\u201354 (1999)"},{"key":"9009_CR11","unstructured":"Eggerstedt, M., Hendrich, N., von\u00a0der\u00a0Heide, K.: Minimization of parity-checked fault-secure AND\/EXOR networks. In: IFIP WG 10.2 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, pp. 142\u2013146 (1993)"},{"key":"9009_CR12","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1007\/978-1-4615-0817-5_2","volume-title":"Logic Synthesis and Verification","author":"M. Fujita","year":"2002","unstructured":"Fujita, M., Matsunaga, Y., Ciesielski, M.: Multi-level logic optimization. In: Hassoun, S., Sasao, T. (eds.) Logic Synthesis and Verification, pp. 29\u201363. Kluwer Academic, Dordrecht (2002)"},{"key":"9009_CR13","volume-title":"Logic Synthesis and Verification Algorithms","author":"G. Hachtel","year":"1996","unstructured":"Hachtel, G., Somenzi, F.: Logic Synthesis and Verification Algorithms. Kluwer Academic, Dordrecht (1996)"},{"key":"9009_CR14","volume-title":"Synthesis of Finite State Machines: Functional Optimization","author":"T. Kam","year":"1996","unstructured":"Kam, T., Villa, T., Brayton, R., Sangiovanni-Vincentelli, A.: Synthesis of Finite State Machines: Functional Optimization. Kluwer Academic, Dordrecht (1996)"},{"key":"9009_CR15","volume-title":"Finite Orthogonal Series in the Design of Digital Devices","author":"M. Karpovsky","year":"1976","unstructured":"Karpovsky, M.: Finite Orthogonal Series in the Design of Digital Devices. Wiley, New York (1976)"},{"key":"9009_CR16","volume-title":"Switching and Finite Automata Theory","author":"Z. Kohavi","year":"1970","unstructured":"Kohavi, Z.: Switching and Finite Automata Theory. McGraw-Hill, New York (1970)"},{"issue":"3","key":"9009_CR17","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1109\/12.754996","volume":"48","author":"F. Luccio","year":"1999","unstructured":"Luccio, F., Pagli, L.: On a new Boolean function with applications. IEEE Trans. Comput. 48(3), 296\u2013310 (1999)","journal-title":"IEEE Trans. Comput."},{"key":"9009_CR18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3154-8","volume-title":"Logic Synthesis and Optimization","author":"T. Sasao","year":"1993","unstructured":"Sasao, T.: AND-EXOR expressions and their optimization. In: Sasao, T. (ed.) Logic Synthesis and Optimization, Kluwer Academic, Dordrecht (1993)"},{"key":"9009_CR19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5139-3","volume-title":"Switching Theory for Logic Synthesis","author":"T. Sasao","year":"1999","unstructured":"Sasao, T.: Switching Theory for Logic Synthesis. Kluwer Academic, Dordrecht (1999)"},{"key":"9009_CR20","unstructured":"Yang, S.: Synthesis on Optimization Benchmarks. User guide, Microelectronic Center (1991). Benchmarks available at ftp:\/\/ftp.sunsite.org.uk\/computing\/general\/espresso.tar.Z"}],"container-title":["Theory of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00224-007-9009-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00224-007-9009-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00224-007-9009-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T11:51:34Z","timestamp":1558698694000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00224-007-9009-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,29]]},"references-count":20,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,5]]}},"alternative-id":["9009"],"URL":"https:\/\/doi.org\/10.1007\/s00224-007-9009-6","relation":{},"ISSN":["1432-4350","1433-0490"],"issn-type":[{"value":"1432-4350","type":"print"},{"value":"1433-0490","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,6,29]]}}}