{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T03:41:26Z","timestamp":1740109286050,"version":"3.37.3"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T00:00:00Z","timestamp":1498176000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T00:00:00Z","timestamp":1498176000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-14-CE35- 0010-01"],"award-info":[{"award-number":["ANR-14-CE35- 0010-01"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1217921","CCF-1301926"],"award-info":[{"award-number":["CCF-1217921","CCF-1301926"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["IIS-1447786"],"award-info":[{"award-number":["IIS-1447786"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Distrib. Comput."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1007\/s00446-017-0305-3","type":"journal-article","created":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:20:30Z","timestamp":1498227630000},"page":"167-185","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Inherent limitations of hybrid transactional memory"],"prefix":"10.1007","volume":"31","author":[{"given":"Dan","family":"Alistarh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Justin","family":"Kopinsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Petr","family":"Kuznetsov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srivatsan","family":"Ravi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nir","family":"Shavit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,6,23]]},"reference":[{"key":"305_CR1","unstructured":"Advanced Synchronization Facility Proposed Architectural Specification (2009). http:\/\/developer.amd.com\/wordpress\/media\/2013\/09\/45432-ASF_Spec_2.1.pdf"},{"key":"305_CR2","doi-asserted-by":"crossref","unstructured":"Afek, Y., Levy, A., Morrison, A.: Software-improved hardware lock elision. In: PODC. ACM (2014)","DOI":"10.1145\/2611462.2611482"},{"key":"305_CR3","doi-asserted-by":"publisher","unstructured":"Afek, Y., Matveev, A., Moll, O.R., Shavit, N.: Amalgamated lock-elision. In: Distributed Computing\u201429th International Symposium, DISC 2015, Tokyo, Japan, October 7\u20139, 2015, Proceedings, pp. 309\u2013324 (2015). doi: 10.1007\/978-3-662-48653-5_21","DOI":"10.1007\/978-3-662-48653-5_21"},{"key":"305_CR4","doi-asserted-by":"publisher","unstructured":"Alistarh, D., Eugster, P., Herlihy, M., Matveev, A., Shavit, N.: Stacktrack: An automated transactional approach to concurrent memory reclamation. In: Proceedings of the Ninth European Conference on Computer Systems, EuroSys \u201914, pp. 25:1\u201325:14. ACM, New York, NY, USA (2014). doi: 10.1145\/2592798.2592808","DOI":"10.1145\/2592798.2592808"},{"key":"305_CR5","doi-asserted-by":"publisher","unstructured":"Alistarh, D., Kopinsky, J., Kuznetsov, P., Ravi, S., Shavit, N.: Inherent limitations of hybrid transactional memory. In: Distributed Computing\u201429th International Symposium, DISC 2015, Tokyo, Japan, October 7-9, 2015, Proceedings, pp. 185\u2013199 (2015). doi: 10.1007\/978-3-662-48653-5_13","DOI":"10.1007\/978-3-662-48653-5_13"},{"key":"305_CR6","doi-asserted-by":"publisher","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA \u201905, pp. 316\u2013327. IEEE Computer Society, Washington, DC, USA (2005). doi: 10.1109\/HPCA.2005.41","DOI":"10.1109\/HPCA.2005.41"},{"key":"305_CR7","doi-asserted-by":"publisher","unstructured":"Attiya, H., Hans, S., Kuznetsov, P., Ravi, S.: Safety of deferred update in transactional memory. In: IEEE 33rd International Conference on Distributed Computing Systems 0, pp. 601\u2013610 (2013). doi: 10.1109\/ICDCS.2013.57","DOI":"10.1109\/ICDCS.2013.57"},{"key":"305_CR8","unstructured":"Attiya, H., Hillel, E.: The cost of privatization in software transactional memory. IEEE Trans. Computers 62(12), 2531\u20132543 (2013). http:\/\/dblp.uni-trier.de\/db\/journals\/tc\/tc62.html#AttiyaH13"},{"issue":"4","key":"305_CR9","doi-asserted-by":"publisher","first-page":"698","DOI":"10.1007\/s00224-010-9304-5","volume":"49","author":"H Attiya","year":"2011","unstructured":"Attiya, H., Hillel, E., Milani, A.: Inherent limitations on disjoint-access parallel implementations of transactional memory. Theory Comput. Syst. 49(4), 698\u2013719 (2011). doi: 10.1007\/s00224-010-9304-5","journal-title":"Theory Comput. Syst."},{"key":"305_CR10","unstructured":"Brown, T., Ravi, S.: Cost of concurrency in hybrid transactional memory. In: Workshop on Transactional Computing (Transact), 2017 (2017)"},{"key":"305_CR11","doi-asserted-by":"publisher","unstructured":"Calciu, I., Gottschlich, J., Shpeisman, T., Pokam, G., Herlihy, M.: Invyswell: a hybrid transactional memory for haswell\u2019s restricted transactional memory. In: International Conference on Parallel Architectures and Compilation, PACT \u201914, Edmonton, AB, Canada, August 24-27, 2014, pp. 187\u2013200 (2014). doi: 10.1145\/2628071.2628086","DOI":"10.1145\/2628071.2628086"},{"key":"305_CR12","unstructured":"Calciu, I., Shpeisman, T., Pokam, G., Herlihy, M.: Improved single global lock fallback for best-effort hardware transactional memory. In: Transact 2014 Workshop. ACM (2014)"},{"key":"305_CR13","unstructured":"Dalessandro, L., Carouge, F., White, S., Lev, Y., Moir, M., Scott, M.L., Spear, M.F.: Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory. In: R.\u00a0Gupta, T.C. Mowry (eds.) ASPLOS, pp. 39\u201352. ACM (2011). http:\/\/dblp.uni-trier.de\/db\/conf\/asplos\/asplos2011.html#DalessandroCWLMSS11"},{"issue":"5","key":"305_CR14","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1145\/1837853.1693464","volume":"45","author":"L Dalessandro","year":"2010","unstructured":"Dalessandro, L., Spear, M.F., Scott, M.L.: Norec: streamlining stm by abolishing ownership records. SIGPLAN Not. 45(5), 67\u201378 (2010). doi: 10.1145\/1837853.1693464","journal-title":"SIGPLAN Not."},{"issue":"11","key":"305_CR15","doi-asserted-by":"publisher","first-page":"336","DOI":"10.1145\/1168918.1168900","volume":"41","author":"P Damron","year":"2006","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. SIGPLAN Not. 41(11), 336\u2013346 (2006). doi: 10.1145\/1168918.1168900","journal-title":"SIGPLAN Not."},{"key":"305_CR16","doi-asserted-by":"publisher","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum, D.: Early experience with a commercial hardware transactional memory implementation. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XIV, pp. 157\u2013168. ACM, New York, NY, USA (2009). doi: 10.1145\/1508244.1508263","DOI":"10.1145\/1508244.1508263"},{"key":"305_CR17","doi-asserted-by":"publisher","unstructured":"Dice, D., Shalev, O., Shavit, N.: Transactional locking ii. In: Proceedings of the 20th International Conference on Distributed Computing, DISC\u201906, pp. 194\u2013208. Springer, Berlin, Heidelberg (2006). doi: 10.1007\/11864219_14","DOI":"10.1007\/11864219_14"},{"key":"305_CR18","doi-asserted-by":"publisher","unstructured":"Dragojevi\u0107, A., Herlihy, M., Lev, Y., Moir, M.: On the power of hardware transactional memory to simplify memory management. In: Proceedings of the 30th Annual ACM SIGACT-SIGOPS Symposium on Principles of Distributed Computing, PODC \u201911, pp. 99\u2013108. ACM, New York, NY, USA (2011). doi: 10.1145\/1993806.1993821","DOI":"10.1145\/1993806.1993821"},{"issue":"3","key":"305_CR19","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1137\/08072646X","volume":"41","author":"F Ellen","year":"2012","unstructured":"Ellen, F., Hendler, D., Shavit, N.: On the inherent sequentiality of concurrent objects. SIAM J. Comput. 41(3), 519\u2013536 (2012)","journal-title":"SIAM J. Comput."},{"key":"305_CR20","doi-asserted-by":"publisher","unstructured":"Felber, P., Issa, S., Matveev, A., Romano, P.: Hardware read-write lock elision. In: Proceedings of the Eleventh European Conference on Computer Systems, EuroSys \u201916, pp. 34:1\u201334:15. ACM, New York, NY, USA (2016). doi: 10.1145\/2901318.2901346","DOI":"10.1145\/2901318.2901346"},{"key":"305_CR21","doi-asserted-by":"publisher","unstructured":"Guerraoui, R., Kapalka, M.: On obstruction-free transactions. In: Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, SPAA \u201908, pp. 304\u2013313. ACM, New York, NY, USA (2008). doi: 10.1145\/1378533.1378587","DOI":"10.1145\/1378533.1378587"},{"key":"305_CR22","doi-asserted-by":"publisher","unstructured":"Guerraoui, R., Kapalka, M.: On the correctness of transactional memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP \u201908, pp. 175\u2013184. ACM, New York, NY, USA (2008). doi: 10.1145\/1345206.1345233","DOI":"10.1145\/1345206.1345233"},{"issue":"1","key":"305_CR23","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1145\/1594834.1480931","volume":"44","author":"R Guerraoui","year":"2009","unstructured":"Guerraoui, R., Kapalka, M.: The semantics of progress in lock-based transactional memory. SIGPLAN Not. 44(1), 404\u2013415 (2009). doi: 10.1145\/1594834.1480931","journal-title":"SIGPLAN Not."},{"key":"305_CR24","doi-asserted-by":"publisher","unstructured":"Guerraoui, R., Kapalka, M.: Transactional memory: Glimmer of a theory. In: Proceedings of the 21st International Conference on Computer Aided Verification, CAV \u201909, pp. 1\u201315. Springer-Verlag, Berlin, Heidelberg (2009). doi: 10.1007\/978-3-642-02658-4_1","DOI":"10.1007\/978-3-642-02658-4_1"},{"key":"305_CR25","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-02002-5","volume-title":"Principles of Transactional Memory. Synthesis Lectures on Distributed Computing Theory","author":"R Guerraoui","year":"2010","unstructured":"Guerraoui, R., Kapalka, M.: Principles of Transactional Memory. Synthesis Lectures on Distributed Computing Theory. Morgan and Claypool, San Rafael (2010)"},{"key":"305_CR26","series-title":"Synthesis Lectures on Computer Architecture","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory","author":"T Harris","year":"2010","unstructured":"Harris, T., Larus, J.R., Rajwar, R.: Transactional Memory. Synthesis Lectures on Computer Architecture, 2nd edn. Morgan & Claypool Publishers, San Rafael (2010)","edition":"2"},{"issue":"1","key":"305_CR27","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1145\/114005.102808","volume":"13","author":"M Herlihy","year":"1991","unstructured":"Herlihy, M.: Wait-free synchronization. ACM Trans. Progr. Lang. Syst. 13(1), 123\u2013149 (1991)","journal-title":"ACM Trans. Progr. Lang. Syst."},{"key":"305_CR28","doi-asserted-by":"publisher","unstructured":"Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software transactional memory for dynamic-sized data structures. In: Proceedings of the Twenty-second Annual Symposium on Principles of Distributed Computing, PODC \u201903, pp. 92\u2013101. ACM, New York, NY, USA (2003). doi: 10.1145\/872035.872048","DOI":"10.1145\/872035.872048"},{"key":"305_CR29","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: ISCA, pp. 289\u2013300 (1993)","DOI":"10.1145\/173682.165164"},{"key":"305_CR30","doi-asserted-by":"crossref","unstructured":"Israeli, A., Rappoport, L.: Disjoint-access-parallel implementations of strong shared memory primitives. In: PODC, pp. 151\u2013160 (1994)","DOI":"10.1145\/197917.198079"},{"key":"305_CR31","doi-asserted-by":"publisher","unstructured":"Karnagel, T., Dementiev, R., Rajwar, R., Lai, K., Legler, T., Schlegel, B., Lehner, W.: Improving in-memory database index performance with intel $${}^{\\textregistered }$$ transactional synchronization extensions. In: 20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, Orlando, FL, USA, February 15-19, 2014, pp. 476\u2013487 (2014). doi: 10.1109\/HPCA.2014.6835957","DOI":"10.1109\/HPCA.2014.6835957"},{"key":"305_CR32","doi-asserted-by":"publisher","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kundu, P., Nguyen, A.: Hybrid transactional memory. In: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP \u201906, pp. 209\u2013220. ACM, New York, NY, USA (2006). doi: 10.1145\/1122971.1123003","DOI":"10.1145\/1122971.1123003"},{"key":"305_CR33","unstructured":"Kuznetsov, P., Ravi, S.: On the cost of concurrency in transactional memory. In: OPODIS, pp. 112\u2013127 (2011). Full version: http:\/\/arxiv.org\/abs\/1103.1302"},{"key":"305_CR34","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.jpdc.2016.10.008","volume":"101","author":"P Kuznetsov","year":"2017","unstructured":"Kuznetsov, P., Ravi, S.: Grasping the gap between blocking and non-blocking transactional memories. J. Parallel Distrib. Comput. 101, 1\u201316 (2017). doi: 10.1016\/j.jpdc.2016.10.008","journal-title":"J. Parallel Distrib. Comput."},{"key":"305_CR35","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: Phtm: Phased transactional memory. In: In Workshop on Transactional Computing (Transact), 2007. research.sun.com\/scalable\/pubs\/ TRANSACT2007PhTM.pdf"},{"key":"305_CR36","doi-asserted-by":"crossref","unstructured":"Matveev, A., Shavit, N.: Reduced hardware transactions: a new approach to hybrid transactional memory. In: Proceedings of the 25th ACM symposium on Parallelism in algorithms and architectures, pp. 11\u201322. ACM (2013)","DOI":"10.1145\/2486159.2486188"},{"key":"305_CR37","unstructured":"Ohmacht, M.: Memory Speculation of the Blue Gene\/Q Compute Chip (2011). http:\/\/wands.cse.lehigh.edu\/IBM_BQC_PACT2011.ppt"},{"key":"305_CR38","unstructured":"Rajwar, R., Goodman, J.R.: Speculative lock elision: Enabling highly concurrent multithreaded execution. In: Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture, MICRO 34, pp. 294\u2013305. IEEE Computer Society, Washington, DC, USA (2001). http:\/\/dl.acm.org\/citation.cfm?id=563998.564036"},{"key":"305_CR39","unstructured":"Reinders, J.: Transactional Synchronization in Haswell (2012). http:\/\/software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell\/"},{"key":"305_CR40","unstructured":"Riegel, T.: Software Transactional Memory Building Blocks (2013). Chapter 7. Thesis"},{"key":"305_CR41","doi-asserted-by":"crossref","unstructured":"Riegel, T., Marlier, P., Nowack, M., Felber, P., Fetzer, C.: Optimizing hybrid transactional memory: The importance of nonspeculative operations. In: Proceedings of the 23rd ACM Symposium on Parallelism in Algorithms and Architectures, pp. 53\u201364. ACM (2011)","DOI":"10.1145\/1989493.1989501"},{"key":"305_CR42","doi-asserted-by":"publisher","unstructured":"Ruan, W., Spear, M.F.: Hybrid transactional memory revisited. In: Distributed Computing\u201429th International Symposium, DISC 2015, Tokyo, Japan, October 7\u20139, 2015, Proceedings, pp. 215\u2013231 (2015). doi: 10.1007\/978-3-662-48653-5_15","DOI":"10.1007\/978-3-662-48653-5_15"},{"key":"305_CR43","doi-asserted-by":"publisher","unstructured":"Saha, B., Adl-Tabatabai, A.R., Jacobson, Q.: Architectural support for software transactional memory. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 39, pp. 185\u2013196. IEEE Computer Society, Washington, DC, USA (2006). doi: 10.1109\/MICRO.2006.9","DOI":"10.1109\/MICRO.2006.9"},{"key":"305_CR44","doi-asserted-by":"publisher","unstructured":"Spear, M.F., Shriraman, A., Dalessandro, L., Dwarkadas, S., Scott, M.L.: Nonblocking transactions without indirection using alert-on-update. In: Proceedings of the Nineteenth Annual ACM Symposium on Parallel Algorithms and Architectures, SPAA \u201907, pp. 210\u2013220. ACM, New York, NY, USA (2007). doi: 10.1145\/1248377.1248414","DOI":"10.1145\/1248377.1248414"},{"key":"305_CR45","doi-asserted-by":"publisher","unstructured":"Yoo, R.M., Hughes, C.J., Lai, K., Rajwar, R.: Performance evaluation of intel® transactional synchronization extensions for high-performance computing. In: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC \u201913, pp. 19:1\u201319:11. ACM, New York, NY, USA (2013). doi: 10.1145\/2503210.2503232","DOI":"10.1145\/2503210.2503232"}],"container-title":["Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00446-017-0305-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00446-017-0305-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00446-017-0305-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,30]],"date-time":"2022-07-30T00:26:51Z","timestamp":1659140811000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00446-017-0305-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,23]]},"references-count":45,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,6]]}},"alternative-id":["305"],"URL":"https:\/\/doi.org\/10.1007\/s00446-017-0305-3","relation":{},"ISSN":["0178-2770","1432-0452"],"issn-type":[{"type":"print","value":"0178-2770"},{"type":"electronic","value":"1432-0452"}],"subject":[],"published":{"date-parts":[[2017,6,23]]},"assertion":[{"value":"29 December 2015","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 June 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2017","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}