{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T04:38:03Z","timestamp":1759639083253,"version":"3.41.0"},"reference-count":77,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T00:00:00Z","timestamp":1503878400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["339539"],"award-info":[{"award-number":["339539"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Distrib. Comput."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1007\/s00446-017-0310-6","type":"journal-article","created":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T21:24:21Z","timestamp":1503955461000},"page":"367-388","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["$$\\hbox {TM}^{2}$$ TM 2 C: a software transactional memory for many-cores"],"prefix":"10.1007","volume":"31","author":[{"given":"Vincent","family":"Gramoli","sequence":"first","affiliation":[]},{"given":"Rachid","family":"Guerraoui","sequence":"additional","affiliation":[]},{"given":"Vasileios","family":"Trigonakis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,8,28]]},"reference":[{"key":"310_CR1","doi-asserted-by":"crossref","unstructured":"Abts, D., Enright Jerger, N.D., Kim, J., Gibson, D., Lipasti, M.H.: Achieving predictable performance through better memory controller placement in many-core cmps. In: ISCA, pp. 451\u2013461 (2009)","DOI":"10.1145\/1555754.1555810"},{"key":"310_CR2","doi-asserted-by":"crossref","unstructured":"Aguilera, M., Merchant, A., Veitch, A., Karamanolis, C.: Sinfonia : a new paradigm for building scalable distributed systems. In: SOSP (2007)","DOI":"10.1145\/1294261.1294278"},{"key":"310_CR3","doi-asserted-by":"crossref","unstructured":"Attiya, H., Gramoli, V., Milani, A.: Brief announcement: combine\u2014an improved directory-based consistency protocol. In: SPAA, pp. 72\u201373 (2010)","DOI":"10.1145\/1810479.1810493"},{"key":"310_CR4","doi-asserted-by":"crossref","unstructured":"Attiya, H., Gramoli, V., Milani, A.: A provably starvation-free distributed directory protocol. In: SSS, pp. 405\u2013419 (2010)","DOI":"10.1007\/978-3-642-16023-3_33"},{"key":"310_CR5","doi-asserted-by":"crossref","unstructured":"Balaji, P., Narravula, S., Vaidyanathan, K., Krishnamoorthy, S., Wu, J., Panda, D.K.: Sockets direct protocol over infiniband in clusters: is it beneficial? In: ISPASS, pp. 28\u201335 (2004)","DOI":"10.1109\/ISPASS.2004.1291353"},{"key":"310_CR6","doi-asserted-by":"crossref","unstructured":"Baumann, A., Barham, P., Dagand, P.-E., Harris, T., Isaacs, R., Peter, S., Roscoe, T., Schupbach, A., Singhania, A.: The multikernel: a new OS architecture for scalable multicore systems. In: SOSP, pp. 29\u201344 (2009)","DOI":"10.1145\/1629575.1629579"},{"issue":"1","key":"310_CR7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/BF00263762","volume":"9","author":"R Bayer","year":"1977","unstructured":"Bayer, R., Schkolnick, M.: Concurrency of operations on b-trees. Acta Inf. 9(1), 1\u201321 (1977)","journal-title":"Acta Inf."},{"key":"310_CR8","doi-asserted-by":"crossref","unstructured":"Berezecki, M., Frachtenberg, E., Paleczny, M., Steele, K.: Many-core key-value store. In: IGCC, pp. 1\u20138 (2011)","DOI":"10.1109\/IGCC.2011.6008565"},{"key":"310_CR9","doi-asserted-by":"crossref","unstructured":"Bieniusa, A., Fuhrmann, T.: Consistency in hindsight: a fully decentralized stm algorithm. In: IPDPS, pp. 1\u201312 (2010)","DOI":"10.1109\/IPDPS.2010.5470446"},{"key":"310_CR10","doi-asserted-by":"crossref","unstructured":"Bocchino, R., Adve, V., Chamberlain, B.: Software transactional memory for large scale clusters. In: PPoPP, pp. 247\u2013258 (2008)","DOI":"10.1145\/1345206.1345242"},{"key":"310_CR11","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Thousand core chips: a technology perspective. In: DAC, pp. 746\u2013749 (2007)","DOI":"10.1145\/1278480.1278667"},{"issue":"5","key":"310_CR12","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/1941487.1941507","volume":"54","author":"S Borkar","year":"2011","unstructured":"Borkar, S., Chien, A.A.: The future of microprocessors. Commun. ACM 54(5), 67\u201377 (2011)","journal-title":"Commun. ACM"},{"key":"310_CR13","unstructured":"Boyd-Wickizer, S., Clements, A.T., Mao, Y., Pesterev, A., Kaashoek, M.F., Morris, R., Zeldovich, Ni.: An analysis of linux scalability to many cores. In: OSDI (2010)"},{"key":"310_CR14","unstructured":"Boyd-Wickizer, S., Kaashoek, M.F., Morris, R., Zeldovich, N.: Non-scalable locks are dangerous. In: Proceedings of the Linux Symposium (2012)"},{"key":"310_CR15","doi-asserted-by":"crossref","unstructured":"Carvalho, N., Romano, P., Rodrigues, L.: Asynchronous lease-based replication of software transactional memory. In: Middleware, pp. 376\u2013396 (2010)","DOI":"10.1007\/978-3-642-16955-7_19"},{"key":"310_CR16","doi-asserted-by":"crossref","unstructured":"Carvalho, N., Romano, P., Rodrigues, L.: SCert: Speculative certification in replicated software transactional memories. In: SYSTOR, pp. 10:1\u201310:13 (2011)","DOI":"10.1109\/NCA.2011.45"},{"key":"310_CR17","doi-asserted-by":"crossref","unstructured":"Choi, B., Komuravelli, R., Sung, H., Smolinski, R., Honarmand, N., Adve, S.V., Adve, V.S., Carter, N.P., Chou, C.-T.: Denovo: rethinking the memory hierarchy for disciplined parallelism. In: PACT, pp. 155\u2013166 (2011)","DOI":"10.1109\/PACT.2011.21"},{"issue":"2","key":"310_CR18","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MM.2010.31","volume":"30","author":"P Conway","year":"2010","unstructured":"Conway, P., Kalyanasundharam, N., Donley, G., Lepak, K., Hughes, B.: Cache hierarchy and memory subsystem of the amd opteron processor. Micro IEEE 30(2), 16\u201329 (2010)","journal-title":"Micro IEEE"},{"key":"310_CR19","doi-asserted-by":"crossref","unstructured":"Couceiro, M., Romano, P., Carvalho, N., Rodrigues, L.: D2STM: dependable distributed software transactional memory. In: PRDC, pp. 307\u2013313 (2009)","DOI":"10.1109\/PRDC.2009.55"},{"key":"310_CR20","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Spear, M.F., Scott, M.L.: Norec: streamlining STM by abolishing ownership records. In PPoPP (2010)","DOI":"10.1145\/1693453.1693464"},{"key":"310_CR21","doi-asserted-by":"crossref","unstructured":"David, T., Guerraoui, R., Trigonakis, V.: Everything you always wanted to know about synchronization but were afraid to ask. In: SOSP, pp. 33\u201348 (2013)","DOI":"10.1145\/2517349.2522714"},{"key":"310_CR22","doi-asserted-by":"crossref","unstructured":"D\u00e9fago, X., Schiper, A., Urb\u00e1n, P.: Total order broadcast and multicast algorithms: taxonomy and survey. ACM Computing Surveys, pp. 372\u2013421 (2004)","DOI":"10.1145\/1041680.1041682"},{"key":"310_CR23","doi-asserted-by":"crossref","unstructured":"Dice, D., Shalev, O., Shavit, N.: Transactional locking II. In: DISC, pp. 194\u2013208 (2006)","DOI":"10.1007\/11864219_14"},{"key":"310_CR24","doi-asserted-by":"crossref","unstructured":"Dice, D., Shavit, N.: TLRW: return of the read-write lock. In: SPAA (2010)","DOI":"10.1145\/1810479.1810531"},{"issue":"4","key":"310_CR25","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/1924421.1924440","volume":"54","author":"A Dragojevic","year":"2011","unstructured":"Dragojevic, A., Felber, P., Gramoli, V., Guerraoui, R.: Why STM can be more than a research toy. Commun. ACM 54(4), 70\u201377 (2011)","journal-title":"Commun. ACM"},{"key":"310_CR26","unstructured":"Fan, B., Andersen, D.G., Kaminsky, M.: Memc3: compact and concurrent memcache with dumber caching and smarter hashing. In NSDI (2013)"},{"key":"310_CR27","doi-asserted-by":"crossref","unstructured":"Felber, P., Fetzer, C., Riegel, T.: Dynamic performance tuning of word-based software transactional memory. In: PPoPP, pp. 237\u2013246 (2008)","DOI":"10.1145\/1345206.1345241"},{"key":"310_CR28","doi-asserted-by":"crossref","unstructured":"Felber, P., Gramoli, V., Guerraoui, R.: Elastic transactions. In: DISC, pp. 93\u2013107 (2009)","DOI":"10.1007\/978-3-642-04355-0_12"},{"issue":"4","key":"310_CR29","doi-asserted-by":"crossref","first-page":"15:1","DOI":"10.1145\/2382553.2382557","volume":"30","author":"M Ferdman","year":"2012","unstructured":"Ferdman, M., Adileh, A., Kocberber, O., Volos, S., Alisafaee, M., Jevdjic, D., Kaynak, C., Popescu, A.D., Ailamaki, A., Falsafi, B.: Quantifying the mismatch between emerging scale-out applications and modern processors. ACM Trans. Comput. Syst. 30(4), 15:1\u201315:24 (2012)","journal-title":"ACM Trans. Comput. Syst."},{"key":"310_CR30","doi-asserted-by":"crossref","unstructured":"Gramoli, V.: More than you ever wanted to know about synchronization: Synchrobench, measuring the impact of the synchronization on concurrent algorithms. In: PPoPP, pp. 1\u201310 (2015)","DOI":"10.1145\/2858788.2688501"},{"key":"310_CR31","doi-asserted-by":"crossref","unstructured":"Gramoli, V., Guerraoui, R., Trigonakis, V.: TM2C: a software transactional memory for many-cores. In: EuroSys, pp. 351\u2013364 (2012)","DOI":"10.1145\/2168836.2168872"},{"key":"310_CR32","doi-asserted-by":"crossref","unstructured":"Gray, J.: Notes on data base operating systems. In: Operating Systems, An Advanced Course, volume\u00a060 of LNCS, pp. 393\u2013481 (1978)","DOI":"10.1007\/3-540-08755-9_9"},{"key":"310_CR33","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Herlihy, M., Pochon, B.: Toward a theory of transactional contention managers. In: PODC, pp. 258\u2013264 (2005)","DOI":"10.1145\/1073814.1073863"},{"key":"310_CR34","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Kapalka, M.: The semantics of progress in lock-based transactional memory. In POPL, pp. 404\u2013415 (2009)","DOI":"10.1145\/1594834.1480931"},{"key":"310_CR35","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-02002-5","volume-title":"Principles of Transactional Memory. Synthesis Lectures on Distributed Computing Theory","author":"R Guerraoui","year":"2010","unstructured":"Guerraoui, R., Kapalka, M.: Principles of Transactional Memory. Synthesis Lectures on Distributed Computing Theory. Morgan & Claypool Publishers, San Rafael (2010)"},{"issue":"10","key":"310_CR36","doi-asserted-by":"crossref","first-page":"1053","DOI":"10.1016\/j.jpdc.2010.02.008","volume":"70","author":"D Harmanci","year":"2010","unstructured":"Harmanci, D., Gramoli, V., Felber, P., Fetzer, C.: Extensible transactional memory testbed. J. Parallel Distrib. Comput. 70(10), 1053\u20131067 (2010)","journal-title":"J. Parallel Distrib. Comput."},{"key":"310_CR37","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory. Synthesis Lectures on Computer Architecture","author":"T Harris","year":"2010","unstructured":"Harris, T., Larus, J.R., Rajwar, R.: Transactional Memory. Synthesis Lectures on Computer Architecture, 2nd edn. Morgan & Claypool Publishers, San Rafael (2010)","edition":"2"},{"key":"310_CR38","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M.: A flexible framework for implementing software transactional memory. In: OOPSLA, pp. 253\u2013262 (2006)","DOI":"10.1145\/1167473.1167495"},{"key":"310_CR39","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M., Scherer, W.: Software transactional memory for dynamic-sized data structures. In: PODC, pp. 92\u2013101 (2003)","DOI":"10.1145\/872035.872048"},{"key":"310_CR40","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: ISCA, pp. 289\u2013300 (1993)","DOI":"10.1145\/165123.165164"},{"key":"310_CR41","unstructured":"Herlihy, M., Shavit, N.: The Art of Multiprocessor Programming. Elsevier (2012). (Revised Reprint)"},{"key":"310_CR42","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Sun, Y.: Distributed transactional memory for metric-space networks. In: DISC, pp. 58\u2013208 (2005)","DOI":"10.1007\/11561927_24"},{"key":"310_CR43","doi-asserted-by":"crossref","unstructured":"Howard, J., Dighe, S., Hoskote, Y., Vangal, S.,\u00a0Finan, D.,\u00a0Ruhl, G.,\u00a0Jenkins, D.,\u00a0Wilson, H.,\u00a0Borkar, N.,\u00a0Schrom, G.,\u00a0Pailet, F.,\u00a0Jain, S., Jacob, T.,\u00a0Yada, S.,\u00a0Marella, S.,\u00a0Salihundam, P.,\u00a0Erraguntla, V.,\u00a0Konow, M.,\u00a0Riepen, M.,\u00a0Droege, G.,\u00a0Lindemann, J., Gries, M.,\u00a0Apel, T.,\u00a0Henriss, K.,\u00a0Lund-Larsen, T.,\u00a0Steibl, S.,\u00a0Borkar, S., De, V., Van Der Wijngaart, R., Mattson, T.: A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In: ISSCC, pp. 108\u2013109 (2010)","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"310_CR44","unstructured":"Intel transactional memory abi. http:\/\/software.intel.com\/sites\/default\/files\/m\/5\/a\/2\/a\/f\/8097-Intel_TM_ABI_1_0_1.pdf (2009)"},{"key":"310_CR45","doi-asserted-by":"crossref","unstructured":"Jacobi, C., Slegel, T., Greiner, D.: Transactional memory architecture and implementation for ibm system z. In: MICRO, pp. 25\u201336 (2012)","DOI":"10.1109\/MICRO.2012.12"},{"issue":"2","key":"310_CR46","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/s00778-011-0260-8","volume":"21","author":"R Johnson","year":"2012","unstructured":"Johnson, R., Pandis, I., Stoica, R., Athanassoulis, M., Ailamaki, A.: Scalability of write-ahead logging on multicore and multisocket hardware. VLDB J. 21(2), 239\u2013263 (2012)","journal-title":"VLDB J."},{"key":"310_CR47","doi-asserted-by":"crossref","unstructured":"Jose, J.,\u00a0Subramoni, H., Luo, M., Zhang, M., Huang, J., Wasi-ur Rahman, M., Islam, N.S., Ouyang, X., Wang, H.,\u00a0Sur, S., Panda, D.K. : Memcached design on high performance rdma capable interconnects. In: ICPP, pp. 743\u2013752 (2011)","DOI":"10.1109\/ICPP.2011.37"},{"key":"310_CR48","doi-asserted-by":"crossref","unstructured":"Kelm, J.H., Johnson, D.R., Tuohy, W., Lumetta, S.S., Patel, S.J.: Cohesion: a hybrid memory model for accelerators. In: ISCA, pp. 429\u2013440 (2010)","DOI":"10.1145\/1815961.1816019"},{"key":"310_CR49","doi-asserted-by":"crossref","unstructured":"Kontothanassis, L., Scott, M.: Software cache coherence for large scale multiprocessors. In: HPCA, pp. 286\u2013295 (1995)","DOI":"10.1109\/HPCA.1995.386534"},{"key":"310_CR50","doi-asserted-by":"crossref","unstructured":"Kotselidis, C., Ansari, M., Jarvis, K., Luj\u00e1n, M., Kirkham, C., Watson, I.: DiSTM: a software transactional memory framework for clusters. In: ICPP, pp. 51\u201358 (2008)","DOI":"10.1109\/ICPP.2008.59"},{"key":"310_CR51","doi-asserted-by":"crossref","unstructured":"Lenoski, D., Laudon, J., Gharachorloo, K., Gupta, A., Hennessy, J.: The directory-based cache coherence protocol for the DASH multiprocessor. In: ISCA, pp. 148\u2013159 (1990)","DOI":"10.1145\/325096.325132"},{"key":"310_CR52","doi-asserted-by":"crossref","unstructured":"Lim, H., Fan, B., Andersen, D.G., Kaminsky, M.: Silt: a memory-efficient, high-performance key-value store. In: SOSP, pp. 1\u201313 (2011)","DOI":"10.1145\/2043556.2043558"},{"key":"310_CR53","doi-asserted-by":"crossref","unstructured":"Liskov, B.: The argus language and system. In: Distributed Systems: Methods and Tools for Specification, An Advanced Course, volume 190 of LNCS, pp. 343\u2013430 (1985)","DOI":"10.1007\/3-540-15216-4_17"},{"key":"310_CR54","doi-asserted-by":"crossref","unstructured":"Manassiev, K., Mihailescu, M., Amza, C.: Exploiting distributed version concurrency in a transactional memory cluster. In PPoPP, pp. 198\u2013208 (2006)","DOI":"10.1145\/1122971.1123002"},{"key":"310_CR55","doi-asserted-by":"crossref","unstructured":"Martin, M., Blundell, C., Lewis, E.: Subtleties of transactional memory atomicity semantics. IEEE Comput. Archit. Lett. 5 (2006)","DOI":"10.1109\/L-CA.2006.18"},{"issue":"7","key":"310_CR56","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1145\/2209249.2209269","volume":"55","author":"MMK Martin","year":"2012","unstructured":"Martin, M.M.K., Hill, M.D., Sorin, D.J.: Why on-chip cache coherence is here to stay. Commun. ACM 55(7), 78\u201389 (2012)","journal-title":"Commun. ACM"},{"key":"310_CR57","doi-asserted-by":"crossref","unstructured":"Mattson, T.G., Riepen, M., Lehnig, T., Brett, P., Haas, W., Kennedy, P., Howard, J., Vangal, S., Borkar, N., Ruhl, G., Dighe, S.: The 48-core SCC processor: the programmer\u2019s view. In: SC, pp. 1\u201311 (2010)","DOI":"10.1109\/SC.2010.53"},{"issue":"1","key":"310_CR58","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/103727.103729","volume":"9","author":"J Mellor-Crummey","year":"1991","unstructured":"Mellor-Crummey, J., Scott, M.L.: Algorithms for scalable synchronization on shared-memory multiprocessors. ACM TOCS 9(1), 21\u201365 (1991)","journal-title":"ACM TOCS"},{"issue":"6","key":"310_CR59","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1109\/TPDS.2004.8","volume":"15","author":"MM Michael","year":"2004","unstructured":"Michael, M.M.: Hazard pointers: safe memory reclamation for lock-free objects. IEEE Trans. Parallel Distrib. Syst. 15(6), 491\u2013504 (2004)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"310_CR60","doi-asserted-by":"crossref","unstructured":"Olszewski, M., Cutler, J., Steffan, J.G.: Judostm: a dynamic binary-rewriting approach to software transactional memory. In: PACT, pp. 365\u2013375 (2007)","DOI":"10.1109\/PACT.2007.4336226"},{"key":"310_CR61","doi-asserted-by":"crossref","unstructured":"Papamarcos, M.S., Patel, J.H.: A low-overhead coherence solution for multiprocessors with private cache memories. In: ISCA, pp. 348\u2013354 (1984)","DOI":"10.1145\/800015.808204"},{"issue":"3","key":"310_CR62","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1145\/1394127.1394128","volume":"6","author":"D Pritchett","year":"2008","unstructured":"Pritchett, D.: Base: an acid alternative. Queue 6(3), 48\u201355 (2008)","journal-title":"Queue"},{"key":"310_CR63","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Goodman, J.R.: Speculative lock elision: enabling highly concurrent multithreaded execution. In: MICRO, pp. 294\u2013305 (2001)","DOI":"10.1109\/MICRO.2001.991127"},{"key":"310_CR64","doi-asserted-by":"crossref","unstructured":"Romano, P., Carvalho, N., Rodrigues, L.: Towards distributed software transactional memory systems. In: LADIS, pp. 1\u20134 (2008)","DOI":"10.1145\/1529974.1529980"},{"issue":"2","key":"310_CR65","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1773912.1773914","volume":"44","author":"P Romano","year":"2010","unstructured":"Romano, P., Rodrigues, L., Carvalho, N., Cachopo, J.: Cloud-tm: harnessing the cloud with distributed transactional memories. SIGOPS Oper. Syst. Rev. 44(2), 1\u20136 (2010)","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"310_CR66","doi-asserted-by":"crossref","unstructured":"Saad, M., Ravindran, B.: Snake: control flow distributed software transactional memory. In: SSS, pp. 238\u2013252 (2011)","DOI":"10.1007\/978-3-642-24550-3_19"},{"key":"310_CR67","unstructured":"Saad, M., Ravindran, B.: Transactional Forwarding Algorithm. Technical Report, Virigina Tech (2011)"},{"key":"310_CR68","doi-asserted-by":"crossref","unstructured":"Scherer W., Scott, M.: Contention management in dynamic software transactional memory. In: PODC Workshop on Concurrency and Synchronization in Java Programs (2004)","DOI":"10.1145\/1073814.1073861"},{"key":"310_CR69","doi-asserted-by":"crossref","unstructured":"Scherer W., Scott, M.: Advanced contention management for dynamic software transactional memory. In: PODC, pp. 240\u2013248 (2005)","DOI":"10.1145\/1073814.1073861"},{"issue":"11","key":"310_CR70","first-page":"795","volume":"4","author":"J Sewall","year":"2011","unstructured":"Sewall, J., Chhugani, J., Kim, C., Satish, N., Dubey, P.: Palm: parallel architecture-friendly latch-free modifications to b+ trees on many-core processors. PVLDB 4(11), 795\u2013806 (2011)","journal-title":"PVLDB"},{"key":"310_CR71","doi-asserted-by":"crossref","unstructured":"Shavit, N., Touitou, D.: Software transactional memory. In: PODC, pp. 204\u2013213 (1995)","DOI":"10.1145\/224964.224987"},{"key":"310_CR72","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Marathe, V.J., Dalessandro, L., Scott, M.L.: Privatization techniques for software transactional memory. In: PODC (2007)","DOI":"10.1145\/1281100.1281161"},{"key":"310_CR73","unstructured":"Tilera tile-gx. http:\/\/www.mellanox.com\/related-docs\/prod_multi_core\/PB_TILE-Gx36.pdf (2014)"},{"key":"310_CR74","doi-asserted-by":"crossref","unstructured":"Wang, A., Gaudet, M., Wu, P., Amaral, J.N., Ohmacht, M., Barton, C., Silvera, R., Michael, M.: Evaluation of blue gene\/q hardware support for transactional memories. In: PACT, pp. 127\u2013136 (2012)","DOI":"10.1145\/2370816.2370836"},{"key":"310_CR75","doi-asserted-by":"crossref","unstructured":"Welc, A., Saha, B., Adl-Tabatabai, A.-R.: Irrevocable transactions and their applications. In: SPAA (2008)","DOI":"10.1145\/1378533.1378584"},{"key":"310_CR76","unstructured":"Zhang, B.: On the Design of Contention Managers and Cache-Coherence Protocols for Distributed Transactional Memory. Ph.D. Thesis, Virginia Tech (2009)"},{"key":"310_CR77","doi-asserted-by":"crossref","unstructured":"Zhang, B., Ravindran, B.: Relay : a cache-coherence protocol for distributed transactional memory. In: OPODIS, pp. 48\u201353 (2009)","DOI":"10.1007\/978-3-642-10877-8_6"}],"container-title":["Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00446-017-0310-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00446-017-0310-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00446-017-0310-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T04:06:19Z","timestamp":1750824379000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00446-017-0310-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,28]]},"references-count":77,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2018,10]]}},"alternative-id":["310"],"URL":"https:\/\/doi.org\/10.1007\/s00446-017-0310-6","relation":{},"ISSN":["0178-2770","1432-0452"],"issn-type":[{"type":"print","value":"0178-2770"},{"type":"electronic","value":"1432-0452"}],"subject":[],"published":{"date-parts":[[2017,8,28]]}}}