{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T01:49:31Z","timestamp":1649123371824},"reference-count":6,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2009,5,6]],"date-time":"2009-05-06T00:00:00Z","timestamp":1241568000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Comp. Sci. Res. Dev."],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1007\/s00450-009-0076-6","type":"journal-article","created":{"date-parts":[[2009,5,5]],"date-time":"2009-05-05T06:23:49Z","timestamp":1241504629000},"page":"203-209","source":"Crossref","is-referenced-by-count":2,"title":["An evaluation of Intel\u2019s core i7 architecture using a\u00a0comparative approach"],"prefix":"10.1007","volume":"23","author":[{"given":"H\u00e5kon Ording","family":"Bugge","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,5,6]]},"reference":[{"key":"76_CR1","unstructured":"Intel Corporation, Intel Xeon Processor 5500 Series, Product Brief, 2009"},{"key":"76_CR2","unstructured":"Intel Corporation, Quad-Core Intel Xeon Processor 5400 Series, Product Brief, 2007"},{"key":"76_CR3","unstructured":"Message Passing Interface Forum, MPI (2003) A message-passing interface standard. http:\/\/www.mpi-forum.org"},{"key":"76_CR4","doi-asserted-by":"crossref","unstructured":"M\u00fcller MS, Kalyanasundaram K, Gaertner G, Jones WB, Eigenmann R, Lieberman R, Matthijs van Waveren G, Whitney B (2003) SPEC HPG Benchmarks for Large Systems. ISHPC, 2858:189\u2013201","DOI":"10.1007\/978-3-540-39707-6_14"},{"key":"76_CR5","unstructured":"McCalpin J (1995) Memory bandwidth and machine balance in current high performance computers, in IEEE Comp. Soc. Tech. committee on Computer Architecture (TCCA) Newsletter, 19\u201325"},{"key":"76_CR6","unstructured":"Intel Corporation, Intel QuickPath Architecture, White Paper, 2008"}],"container-title":["Computer Science - Research and Development"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00450-009-0076-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00450-009-0076-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00450-009-0076-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T13:32:45Z","timestamp":1559136765000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00450-009-0076-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,6]]},"references-count":6,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2009,6]]}},"alternative-id":["76"],"URL":"https:\/\/doi.org\/10.1007\/s00450-009-0076-6","relation":{},"ISSN":["1865-2034","1865-2042"],"issn-type":[{"value":"1865-2034","type":"print"},{"value":"1865-2042","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5,6]]}}}