{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:12:26Z","timestamp":1649185946758},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,7,5]],"date-time":"2014-07-05T00:00:00Z","timestamp":1404518400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Comput Sci Res Dev"],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1007\/s00450-014-0261-0","type":"journal-article","created":{"date-parts":[[2014,7,4]],"date-time":"2014-07-04T01:26:30Z","timestamp":1404437190000},"page":"165-175","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Performance and power consumption evaluation of concurrent queue implementations in embedded systems"],"prefix":"10.1007","volume":"30","author":[{"given":"Lazaros","family":"Papadopoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Walulya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Renaud-Goud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippas","family":"Tsigas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brendan","family":"Barry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,7,5]]},"reference":[{"key":"261_CR1","unstructured":"Sandy Bridge (2013). http:\/\/ark.intel.com\/products\/64610\/Intel-Xeon-Processor-E5-2450L-20M-Cache-100-GTs-Intel-QPI . Accessed 8 Apr 2013"},{"key":"261_CR2","unstructured":"AMD Kaveri (2013). http:\/\/www.amd.com\/en-us\/products\/processors\/desktop\/a-series-apu . Accessed 1 Jun 2013"},{"key":"261_CR3","doi-asserted-by":"crossref","unstructured":"Yang Y, Xiang P, Mantor M, Zhou H (2012) CPU-assisted GPGPU on fused CPU\u2013GPU architectures. In: Proceedings of the HPCA, pp 103\u2013114","DOI":"10.1109\/HPCA.2012.6168948"},{"issue":"1","key":"261_CR4","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1145\/1327452.1327453","volume":"51","author":"G Bell","year":"2008","unstructured":"Bell G (2008) Bell\u2019s law for the birth and death of computer classes. Commun ACM 51(1):86\u201394","journal-title":"Commun ACM"},{"key":"261_CR5","unstructured":"Wolf W (2007) High-performance embedded computing: architectures, applications and methodologies. Morgan Kaufmann, San Francisco"},{"key":"261_CR6","doi-asserted-by":"crossref","unstructured":"Rajovic N et al (2013) Tibidabo: making the case for an ARM-based HPC system. Future generation computer systems. Elsevier, Amsterdam","DOI":"10.1016\/j.future.2013.07.013"},{"key":"261_CR7","doi-asserted-by":"crossref","unstructured":"Shalf J, Dosanjh S, Morrison J (2011) Exascale computing technology challenges. In: Proceedings of the VECPAR\u201910, pp 1\u201325","DOI":"10.1007\/978-3-642-19328-6_1"},{"key":"261_CR8","doi-asserted-by":"crossref","unstructured":"Adiga NR et al (2002) An overview of the BlueGene\/L supercomputer. In: Proceedings of the ACM\/IEEE supercomputing conference, p 60","DOI":"10.1109\/SC.2002.10017"},{"key":"261_CR9","doi-asserted-by":"crossref","unstructured":"Petrovic D, Ropars T, Schiper A (2014) Leveraging hardware message passing for efficient thread synchronization. In: Proceedings of the symposium on principles and practice of parallel programming, pp 143\u2013154","DOI":"10.1145\/2555243.2555251"},{"key":"261_CR10","unstructured":"Lozi JP, David F, Thomas G, Lawall J, Muller G (2012) Remote core locking: migrating critical-section execution to improve the performance of multithreaded applications. In: Proceedings of the USENIX annual technical conference"},{"key":"261_CR11","doi-asserted-by":"crossref","unstructured":"Moloney D (2011) 1TOPS\/W software programmable media processor. HotChips HC23, Stanford","DOI":"10.1109\/HOTCHIPS.2011.7477507"},{"key":"261_CR12","doi-asserted-by":"crossref","unstructured":"Guenter B, Jain N, Williams C (2011) Managing cost, performance, and reliability tradeoffs for energy-aware server provisioning. In: Proceedings of the INFOCOM, pp 1332\u20131340","DOI":"10.1109\/INFCOM.2011.5934917"},{"key":"261_CR13","doi-asserted-by":"crossref","unstructured":"Hendler D, Incze I, Shavit N, Tzafrir M (2010) Flat combining and the synchronization-parallelism tradeoff. In: Proceedings of the annual ACM symposium on parallel algorithms and architectures, pp 355\u2013364","DOI":"10.1145\/1810479.1810540"},{"key":"261_CR14","doi-asserted-by":"crossref","unstructured":"Gramoli V, Guerraoui R, Trigonakis V (2012) TM2C: a software transactional memory for many-cores. In: Proceedings of the ACM European conference on computer systems","DOI":"10.1145\/2168836.2168872"},{"key":"261_CR15","doi-asserted-by":"crossref","unstructured":"Abellan JL, Fernandez J, Acacio ME (2011) GLocks: efficient support for highly-contended locks in many-core CMPs. In: Proceedings of the IEEE international parallel and distributed processing symposium","DOI":"10.1109\/IPDPS.2011.87"},{"key":"261_CR16","doi-asserted-by":"crossref","unstructured":"Tsigas P, Zhang Y (2001) A simple, fast and scalable non-blocking concurrent FIFO queue for shared memory multiprocessor systems. In: Proceedings of the annual ACM symposium on parallel algorithms and architectures, pp 134\u2013143","DOI":"10.1145\/378580.378611"},{"key":"261_CR17","doi-asserted-by":"crossref","unstructured":"Michael MM, Scott ML (1996) Simple, fast, and practical non-blocking and blocking concurrent queue algorithms. In: Proceedings of the PODC, pp 267\u2013275","DOI":"10.1145\/248052.248106"},{"key":"261_CR18","unstructured":"Nvidia Tegra K1 mobile processor (2014). http:\/\/www.nvidia.com\/object\/tegra-k1-processor.html . Accessed 6 Jan 2014"},{"key":"261_CR19","unstructured":"nCore supercomputer (2013). http:\/\/www.ncorehpc.com\/browndwarf . Accessed 17 Jan 2013"},{"key":"261_CR20","unstructured":"Project Tango (2014). https:\/\/www.google.com\/atap\/projecttango . Accessed 21 Feb 2014"}],"container-title":["Computer Science - Research and Development"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00450-014-0261-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00450-014-0261-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00450-014-0261-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,12]],"date-time":"2019-08-12T07:37:17Z","timestamp":1565595437000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00450-014-0261-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,5]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,5]]}},"alternative-id":["261"],"URL":"https:\/\/doi.org\/10.1007\/s00450-014-0261-0","relation":{},"ISSN":["1865-2034","1865-2042"],"issn-type":[{"value":"1865-2034","type":"print"},{"value":"1865-2042","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7,5]]}}}