{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,17]],"date-time":"2023-08-17T00:19:24Z","timestamp":1692231564463},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T00:00:00Z","timestamp":1483920000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Soft Comput"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1007\/s00500-016-2470-x","type":"journal-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T08:08:21Z","timestamp":1483949301000},"page":"2065-2077","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting dynamic transaction queue size in scalable memory systems"],"prefix":"10.1007","volume":"22","author":[{"given":"Mario Donato","family":"Marino","sequence":"first","affiliation":[]},{"given":"Tien-Hsiung","family":"Weng","sequence":"additional","affiliation":[]},{"given":"Kuan-Ching","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,1,9]]},"reference":[{"key":"2470_CR1","unstructured":"AMD Reveals Details About Bulldozer Microprocessors. \n                        http:\/\/www.xbitlabs.com\/news\/cpu\/display\/20100824154814_AMD_Unveils_Details_About_Bulldozer_Microprocessors.html\n                        \n                    . Accessed 9 June 2016"},{"issue":"4","key":"2470_CR2","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"NL Binkert","year":"2006","unstructured":"Binkert NL et al (2006) The M5 simulator: modeling networked systems. IEEE Micro 26(4):52\u201360","journal-title":"IEEE Micro"},{"issue":"7","key":"2470_CR3","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1007\/s00500-003-0306-y","volume":"8","author":"G Bontempi","year":"2004","unstructured":"Bontempi G, Kruijtzer W (2004) The use of intelligent data analysis techniques for system-level design: a software estimation example. Soft Comput 8(7):477\u2013490","journal-title":"Soft Comput"},{"key":"2470_CR4","unstructured":"Byun G et al (2011) An 8.4\u00a0Gb\/s 2.5\u00a0pJ\/b mobile memory I\/O interface using bi-directional and simultaneous dual (base+RF)-band signaling. In: ISSCC, IEEE, pp 488, 490"},{"key":"2470_CR5","unstructured":"CACTI 5.1. (2016) \n                        http:\/\/www.hpl.hp.com\/techreports\/2008\/HPL-2008-20.html\n                        \n                    . Accessed 22 Oct 2016"},{"key":"2470_CR6","unstructured":"Calculating Memory System Power for DDR3 Introduction. \n                        http:\/\/www.micron.com\/\n                        \n                    . Accessed 12 June 2015"},{"key":"2470_CR7","doi-asserted-by":"crossref","unstructured":"Chang MCF et al (2008) Power reduction of CMP communication networks via RF-interconnects. In: MICRO, IEEE, Washington, USA, 2008, pp 376\u2013387","DOI":"10.1109\/MICRO.2008.4771806"},{"key":"2470_CR8","doi-asserted-by":"crossref","unstructured":"Chang MF et al (2008) CMP network-on-chip overlaid with multi-band RF-interconnect. In: HPCA , pp 191\u2013202","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"2470_CR9","doi-asserted-by":"crossref","first-page":"1271","DOI":"10.1109\/TED.2005.850699","volume":"52","author":"MCF Chang","year":"2005","unstructured":"Chang MCF et al (2005) Advanced RF\/baseband interconnect schemes for inter- and intra-ULSI communications. IEEE Trans Electron Dev 52:1271\u20131285","journal-title":"IEEE Trans Electron Dev"},{"issue":"2","key":"2470_CR10","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1007\/s00500-014-1530-3","volume":"20","author":"M Darren","year":"2016","unstructured":"Darren M (2016) Chitty Improving the performance GPU-based genetic programming through exploitation of on-chip memory. Soft Comput 20(2):661\u2013680","journal-title":"Soft Comput"},{"key":"2470_CR11","doi-asserted-by":"crossref","unstructured":"David H et\u00a0al(2011) Memory power management via dynamic voltage\/frequency scaling. In: Proceedings of the 8th ACM international conference on autonomic computing, ICAC\u201911, ACM, New York, NY, USA pp 31\u201340","DOI":"10.1145\/1998582.1998590"},{"issue":"4","key":"2470_CR12","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1145\/1105734.1105748","volume":"33","author":"Wang David","year":"2005","unstructured":"David Wang et al (2005) DRAMsim: a memory system simulator. ACM SIGARCH Comput Arch News 33(4):100\u2013107","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"2470_CR13","doi-asserted-by":"crossref","unstructured":"Deng Q et al (2012) MultiScale: memory system DVFS with multiple memory controllers. In: Proceedings of the 2012 ACM\/IEEE international symposium on low power electronics and design, ISLPED\u201912, ACM, New York, NY, USA, pp 297\u2013302","DOI":"10.1145\/2333660.2333727"},{"key":"2470_CR14","doi-asserted-by":"crossref","unstructured":"Deng Q et\u00a0al(2011) Memscale: active low-power modes for main memory. In: Proceedings of the sixteenth ASPLOS, ACM, New York, NY, USA, pp 225\u2013238","DOI":"10.1145\/1950365.1950392"},{"key":"2470_CR15","unstructured":"Hybrid Memory Cube Specification 1.0. (2016) \n                        http:\/\/www.hybridmemorycube.org\/\n                        \n                    . Accessed 9 Dec 2016"},{"key":"2470_CR16","unstructured":"ITRS HOME (2016) \n                        http:\/\/www.itrs.net\/\n                        \n                    . Accessed 18 Aug 2016"},{"key":"2470_CR17","unstructured":"JEDEC Publishes Breakthrough Standard for Wide I\/O Mobile DRAM. \n                        http:\/\/www.jedec.org\/\n                        \n                    . Accessed 11 Mar 2016"},{"key":"2470_CR18","doi-asserted-by":"crossref","unstructured":"Jeong MK et al (2012) A qos-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC. In: DAC, ACM, New York, USA, pp 850\u2013855","DOI":"10.1145\/2228360.2228513"},{"key":"2470_CR19","doi-asserted-by":"crossref","unstructured":"Jantz MR, Strickland C, Kumar K, Dimitrov M, Doshi KA (2013) A framework for application guidance in virtual memory systems. In: VEE, ACM, pp 344\u2013355","DOI":"10.1145\/2451512.2451543"},{"key":"2470_CR20","doi-asserted-by":"crossref","unstructured":"Li S et al (2009) McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: MICRO\u201909, ACM, New York, USA, pp 469\u2013480","DOI":"10.1145\/1669112.1669172"},{"issue":"3","key":"2470_CR21","doi-asserted-by":"publisher","first-page":"383387","DOI":"10.1287\/opre.9.3.383","volume":"9","author":"JDC Little","year":"1961","unstructured":"Little JDC (1961) A proof for the queuing formula: L = W. Oper Res 9(3):383387. doi:\n                        10.1287\/opre.9.3.383","journal-title":"Oper Res"},{"key":"2470_CR22","doi-asserted-by":"crossref","unstructured":"Loh GH (2008) 3D-stacked memory architectures for multi-core processors. In: ISCA, IEEE, DC, USA, pp 453\u2013464","DOI":"10.1109\/ISCA.2008.15"},{"key":"2470_CR23","doi-asserted-by":"crossref","unstructured":"Malladi et al (2012) Towards energy-proportional datacenter memory with mobile DRAM. In: Proceedings of the 39th annual international symposium on computer architecture, ISCA\u201912, IEEE Computer Society, Washington, DC, USA, pp 37\u201348","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"2470_CR24","doi-asserted-by":"crossref","unstructured":"Marino MD (2006) L2-cache hierarchical organizations for multi-core architectures. In: Frontiers of high performance computing and networking\u2014ISPA 2006 workshops: ISPA 2006 international workshops, FHPCN, XHPC, S-GRACE, GridGIS, HPC-GTP, PDCE, ParDMCom, WOMP, ISDF, and UPWN, Proceedings. Springer, pp 74\u201383","DOI":"10.1007\/11942634_9"},{"key":"2470_CR25","doi-asserted-by":"crossref","unstructured":"Marino MD (2012) On-package scalability of RF and inductive memory controllers. In: Euromicro DSD, IEEE, pp 923\u2013930","DOI":"10.1109\/DSD.2012.95"},{"key":"2470_CR26","doi-asserted-by":"crossref","unstructured":"Marino MD (2012) RFiop: RF-memory path to address on-package I\/O pad and memory controller scalability. In: ICCD, 2012, Montreal, Quebec, Canada, IEEE, pp 183\u2013188","DOI":"10.1109\/ICCD.2012.6378638"},{"key":"2470_CR27","doi-asserted-by":"crossref","unstructured":"Marino MD (2013) RFiof: an RF approach to the I\/O-pin and memory controller scalability for off-chip memories. In: CF, Ischia, Italy, ACM, pp. 100\u2013110, 14\u201316 May 2013","DOI":"10.1145\/2482767.2482803"},{"key":"2470_CR28","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1016\/j.micpro.2016.06.013","volume":"45","author":"MD Marino","year":"2016","unstructured":"Marino MD (2016) ABaT-FS: towards adjustable bandwidth and temperature via frequency scaling in scalable memory systems. Microprocess Microsyst 45:339\u2013354","journal-title":"Microprocess Microsyst"},{"issue":"4","key":"2470_CR29","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1504\/IJES.2014.065000","volume":"6","author":"MD Marino","year":"2014","unstructured":"Marino MD, Li KC (2014) Insights on memory controller scaling in multi-core embedded systems. Int J Embed Syst 6(4):351\u2013361","journal-title":"Int J Embed Syst"},{"issue":"2","key":"2470_CR30","doi-asserted-by":"crossref","first-page":"503","DOI":"10.1007\/s11227-015-1576-8","volume":"72","author":"MD Marino","year":"2016","unstructured":"Marino MD, Li KC (2016) Last level cache size heterogeneity in embedded systems. J Supercomput 72(2):503\u2013544","journal-title":"J Supercomput"},{"key":"2470_CR31","doi-asserted-by":"crossref","unstructured":"Marino MD, Li KC (2016) Implications of Shallower Memory Controller Transaction Queues in Scalable Memory Systems. J Supercomput 72:1785\u20131798","DOI":"10.1007\/s11227-015-1485-x"},{"key":"2470_CR32","unstructured":"McCalpin JD (1995) Memory bandwidth and machine balance in current high performance computers, IEEE TCCA Newsletter, pp 19\u201325"},{"key":"2470_CR33","unstructured":"Micron manufactures DRAM components and modules and NAND Flash. \n                        http:\/\/www.micron.com\/\n                        \n                    . Accessed 01 Aug 2016"},{"key":"2470_CR34","unstructured":"Mobile Forum (2016) LPDDR4 Moves Mobile, presented by Daniel Skinner. \n                        http:\/\/www.jedec.org\/sites\/...\/D_Skinner_Mobile_Forum_May_2013_0.pdf\n                        \n                    . Accessed 27 Jan 2016"},{"key":"2470_CR35","doi-asserted-by":"crossref","unstructured":"Nair PJ et al (2013) ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates. In: Proceedings of the 40th annual international symposium on computer architecture, ISCA\u201913, ACM, New York, NY, USA, pp 72\u201383","DOI":"10.1145\/2485922.2485929"},{"key":"2470_CR36","unstructured":"NAS Parallel Benchmarks (2016) \n                        http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html\/\n                        \n                    . Accessed 08 Nov 2016"},{"key":"2470_CR37","doi-asserted-by":"publisher","unstructured":"Nogueira B et\u00a0al (2016) Multi-objective optimization of multimedia embedded systems using genetic algorithms and stochastic simulation. Soft Comput. doi:\n                        10.1007\/s00500-016-2061-x","DOI":"10.1007\/s00500-016-2061-x"},{"key":"2470_CR38","doi-asserted-by":"crossref","unstructured":"Novakovic S et\u00a0al (2014) Scale-out NUMA. In: Proceedings of the 19th international conference on architectural support for programming languages and operating systems, ASPLOS\u201914, ACM, New York, NY, USA, pp 3\u201318","DOI":"10.1145\/2541940.2541965"},{"key":"2470_CR39","unstructured":"Pase D (2016) The pChase memory benchmark page. \n                        http:\/\/pchase.org\/\n                        \n                    . Accessed 10 May 2016"},{"key":"2470_CR40","volume-title":"Parallel programming: for multicore and cluster systems","author":"G R\u00fcnger","year":"2013","unstructured":"R\u00fcnger G, Rauber T (2013) Parallel programming: for multicore and cluster systems, 2nd edn. Springer, Berlin","edition":"2"},{"key":"2470_CR41","doi-asserted-by":"crossref","unstructured":"Scoton FM, Kobayashi J, Marino MD (2012) Adapted discrete-based entropy cache replacement algorithm. In: International conference on high performance computing and simulation (HPCS), pp 534\u2013540","DOI":"10.1109\/HPCSim.2012.6266969"},{"key":"2470_CR42","unstructured":"Taassori M et\u00a0al (2014) Exploring a brink-of-failure memory controller to design an approximate memory system. In: 1st Workshop on approximate computing across the system stack (WACAS), ACM, Salt Lake City, pp 72\u201383"},{"key":"2470_CR43","doi-asserted-by":"crossref","unstructured":"Tam S-W et al (2011) RF-interconnect for future network-on-chip. In: Low power network-on-chip, pp 255\u2013280","DOI":"10.1007\/978-1-4419-6911-8_10"},{"key":"2470_CR44","doi-asserted-by":"crossref","unstructured":"Therdsteerasukdi K et al (2011) The DIMM tree architecture: a high bandwidth and scalable memory system. In: ICCD, IEEE, pp 388\u2013395","DOI":"10.1109\/ICCD.2011.6081428"},{"key":"2470_CR45","unstructured":"Udipi AN (2012) Designing efficient memory for future computing systems. Ph.D. Thesis, University of Utah, School of Computing, Utah, USA, pp 1\u2013126"},{"key":"2470_CR46","unstructured":"Usui H, Subramanian L, Chang K, Mutlu O (2016) SQUASH: Simple QoS-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators. \n                        arXiv:1505.07502\n                        \n                    . Accessed 10 Feb 2016"},{"key":"2470_CR47","doi-asserted-by":"crossref","unstructured":"Vantrease et al (2008) Corona: system implications of emerging nanophotonic technology. In: ISCA, IEEE, DC, USA, pp 153\u2013164","DOI":"10.1109\/ISCA.2008.35"},{"key":"2470_CR48","doi-asserted-by":"crossref","unstructured":"Zhang X et\u00a0al(2015) Exploiting dram restore time variations in deep sub-micron scaling. In: Proceedings of the 2015 design, automation and test in Europe conference and exhibition, DATE\u201915, San Jose, CA, USA, pp 477\u2013482","DOI":"10.7873\/DATE.2015.0969"}],"container-title":["Soft Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00500-016-2470-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00500-016-2470-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00500-016-2470-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,5]],"date-time":"2018-03-05T02:11:40Z","timestamp":1520215900000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00500-016-2470-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,9]]},"references-count":48,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2018,3]]}},"alternative-id":["2470"],"URL":"https:\/\/doi.org\/10.1007\/s00500-016-2470-x","relation":{},"ISSN":["1432-7643","1433-7479"],"issn-type":[{"value":"1432-7643","type":"print"},{"value":"1433-7479","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1,9]]}}}